{"block":{"name":"dma","variant":null,"commit":"8007f614bd52d7ac557e5e3253489f0bf7b820c5","commit_short":"8007f61","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/8007f614bd52d7ac557e5e3253489f0bf7b820c5","revision_info":"GitHub Revision: [`8007f61`](https://github.com/lowrisc/opentitan/tree/8007f614bd52d7ac557e5e3253489f0bf7b820c5)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-04-24T16:00:28Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/dma/data/dma_testplan.html","stages":{"V1":{"testpoints":{"dma_memory_smoke":{"tests":{"dma_memory_smoke":{"max_time":34.0,"sim_time":309.609834,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"dma_handshake_smoke":{"tests":{"dma_handshake_smoke":{"max_time":33.0,"sim_time":229.049903,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"dma_generic_smoke":{"tests":{"dma_generic_smoke":{"max_time":33.0,"sim_time":604.4359989999999,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"csr_hw_reset":{"tests":{"dma_csr_hw_reset":{"max_time":2.0,"sim_time":52.255275999999995,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_rw":{"tests":{"dma_csr_rw":{"max_time":2.0,"sim_time":95.17768,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"csr_bit_bash":{"tests":{"dma_csr_bit_bash":{"max_time":13.0,"sim_time":8089.89296,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_aliasing":{"tests":{"dma_csr_aliasing":{"max_time":8.0,"sim_time":550.00342,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"dma_csr_mem_rw_with_rand_reset":{"max_time":2.0,"sim_time":129.728094,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"dma_csr_rw":{"max_time":2.0,"sim_time":95.17768,"passed":20,"total":20,"percent":100.0},"dma_csr_aliasing":{"max_time":8.0,"sim_time":550.00342,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0}},"passed":155,"total":155,"percent":100.0},"V2":{"testpoints":{"dma_memory_region_lock":{"tests":{"dma_memory_region_lock":{"max_time":141.0,"sim_time":34445.001722,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"dma_memory_tl_error":{"tests":{"dma_memory_stress":{"max_time":1513.0,"sim_time":375815.021538,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_handshake_tl_error":{"tests":{"dma_handshake_stress":{"max_time":698.0,"sim_time":200307.335189,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_handshake_stress":{"tests":{"dma_handshake_stress":{"max_time":698.0,"sim_time":200307.335189,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_memory_stress":{"tests":{"dma_memory_stress":{"max_time":1513.0,"sim_time":375815.021538,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_generic_stress":{"tests":{"dma_generic_stress":{"max_time":1092.0,"sim_time":101261.72336300001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"dma_handshake_mem_buffer_overflow":{"tests":{"dma_handshake_stress":{"max_time":698.0,"sim_time":200307.335189,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_abort":{"tests":{"dma_abort":{"max_time":44.0,"sim_time":8464.854444,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"dma_stress_all":{"tests":{"dma_stress_all":{"max_time":218.0,"sim_time":17128.321384,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"alert_test":{"tests":{"dma_alert_test":{"max_time":15.0,"sim_time":28.690397,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"intr_test":{"tests":{"dma_intr_test":{"max_time":2.0,"sim_time":91.297568,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"dma_tl_errors":{"max_time":4.0,"sim_time":505.139163,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_illegal_access":{"tests":{"dma_tl_errors":{"max_time":4.0,"sim_time":505.139163,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_outstanding_access":{"tests":{"dma_csr_hw_reset":{"max_time":2.0,"sim_time":52.255275999999995,"passed":5,"total":5,"percent":100.0},"dma_csr_rw":{"max_time":2.0,"sim_time":95.17768,"passed":20,"total":20,"percent":100.0},"dma_csr_aliasing":{"max_time":8.0,"sim_time":550.00342,"passed":5,"total":5,"percent":100.0},"dma_same_csr_outstanding":{"max_time":3.0,"sim_time":120.915542,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_partial_access":{"tests":{"dma_csr_hw_reset":{"max_time":2.0,"sim_time":52.255275999999995,"passed":5,"total":5,"percent":100.0},"dma_csr_rw":{"max_time":2.0,"sim_time":95.17768,"passed":20,"total":20,"percent":100.0},"dma_csr_aliasing":{"max_time":8.0,"sim_time":550.00342,"passed":5,"total":5,"percent":100.0},"dma_same_csr_outstanding":{"max_time":3.0,"sim_time":120.915542,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":194,"total":194,"percent":100.0},"V2S":{"testpoints":{"dma_illegal_addr_range":{"tests":{"dma_mem_enabled":{"max_time":42.0,"sim_time":961.552145,"passed":5,"total":5,"percent":100.0},"dma_generic_stress":{"max_time":1092.0,"sim_time":101261.72336300001,"passed":5,"total":5,"percent":100.0},"dma_handshake_stress":{"max_time":698.0,"sim_time":200307.335189,"passed":3,"total":3,"percent":100.0}},"passed":13,"total":13,"percent":100.0},"dma_config_lock":{"tests":{"dma_config_lock":{"max_time":32.0,"sim_time":313.523815,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"tl_intg_err":{"tests":{"dma_sec_cm":{"max_time":15.0,"sim_time":19.906962,"passed":5,"total":5,"percent":100.0},"dma_tl_intg_err":{"max_time":5.0,"sim_time":355.59631,"passed":20,"total":20,"percent":100.0}},"passed":25,"total":25,"percent":100.0}},"passed":53,"total":53,"percent":100.0},"unmapped":{"testpoints":{"Unmapped":{"tests":{"dma_short_transfer":{"max_time":184.0,"sim_time":11509.886369999998,"passed":25,"total":25,"percent":100.0},"dma_longer_transfer":{"max_time":38.0,"sim_time":7207.57333,"passed":5,"total":5,"percent":100.0},"dma_stress_all_with_rand_reset":{"max_time":28.0,"sim_time":1994.063099,"passed":0,"total":1,"percent":0.0}},"passed":30,"total":31,"percent":96.7741935483871}},"passed":30,"total":31,"percent":96.7741935483871}},"coverage":{"code":{"block":97.38,"line_statement":96.89,"branch":95.83,"condition_expression":null,"toggle":83.12,"fsm":92.96},"assertion":95.97,"functional":78.33},"cov_report_page":"/nightly/current_run/scratch/master/dma-sim-xcelium/cov_report/index.html","failed_jobs":{"buckets":{"UVM_ERROR @ *ps: (cip_base_vseq.sv:1237) [dma_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"dma_stress_all_with_rand_reset","qual_name":"0.dma_stress_all_with_rand_reset.70906798153611918038696582996199013413075127707253731217994668106193169782273","seed":70906798153611918038696582996199013413075127707253731217994668106193169782273,"line":102,"log_path":"/nightly/current_run/scratch/master/dma-sim-xcelium/0.dma_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 1994063099ps: (cip_base_vseq.sv:1237) [uvm_test_top.env.virtual_sequencer.dma_common_vseq] Check failed (!has_outstanding_access()) Waited 10005 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 1994063099ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":394,"total":395,"percent":99.74683544303798}