{"block":{"name":"edn","variant":"edn1","commit":"1521b5f2d5d90c126b1cbab588514f5ecff12f40","commit_short":"1521b5f","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/1521b5f2d5d90c126b1cbab588514f5ecff12f40","revision_info":"GitHub Revision: [`1521b5f`](https://github.com/lowrisc/opentitan/tree/1521b5f2d5d90c126b1cbab588514f5ecff12f40)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-05-01T16:00:28Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/edn_edn1/data/edn_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"edn_smoke":{"max_time":1.4,"sim_time":19.162328000000002,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"csr_hw_reset":{"tests":{"edn_csr_hw_reset":{"max_time":0.8,"sim_time":45.546237999999995,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_rw":{"tests":{"edn_csr_rw":{"max_time":0.88,"sim_time":46.605385999999996,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"csr_bit_bash":{"tests":{"edn_csr_bit_bash":{"max_time":3.13,"sim_time":360.116919,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_aliasing":{"tests":{"edn_csr_aliasing":{"max_time":1.2,"sim_time":41.075427000000005,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"edn_csr_mem_rw_with_rand_reset":{"max_time":1.24,"sim_time":135.207388,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"edn_csr_rw":{"max_time":0.88,"sim_time":46.605385999999996,"passed":20,"total":20,"percent":100.0},"edn_csr_aliasing":{"max_time":1.2,"sim_time":41.075427000000005,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0}},"passed":105,"total":105,"percent":100.0},"V2":{"testpoints":{"firmware":{"tests":{"edn_genbits":{"max_time":92.28,"sim_time":9464.116422000001,"passed":300,"total":300,"percent":100.0}},"passed":300,"total":300,"percent":100.0},"csrng_commands":{"tests":{"edn_genbits":{"max_time":92.28,"sim_time":9464.116422000001,"passed":300,"total":300,"percent":100.0}},"passed":300,"total":300,"percent":100.0},"genbits":{"tests":{"edn_genbits":{"max_time":92.28,"sim_time":9464.116422000001,"passed":300,"total":300,"percent":100.0}},"passed":300,"total":300,"percent":100.0},"interrupts":{"tests":{"edn_intr":{"max_time":1.35,"sim_time":23.685,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"alerts":{"tests":{"edn_alert":{"max_time":1.45,"sim_time":54.543471,"passed":200,"total":200,"percent":100.0}},"passed":200,"total":200,"percent":100.0},"errs":{"tests":{"edn_err":{"max_time":1.37,"sim_time":58.039591,"passed":100,"total":100,"percent":100.0}},"passed":100,"total":100,"percent":100.0},"disable":{"tests":{"edn_disable":{"max_time":1.19,"sim_time":17.048183,"passed":50,"total":50,"percent":100.0},"edn_disable_auto_req_mode":{"max_time":5.05,"sim_time":500.0,"passed":44,"total":50,"percent":88.0}},"passed":94,"total":100,"percent":94.0},"stress_all":{"tests":{"edn_stress_all":{"max_time":4.65,"sim_time":261.228495,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"intr_test":{"tests":{"edn_intr_test":{"max_time":0.84,"sim_time":21.181446,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"alert_test":{"tests":{"edn_alert_test":{"max_time":1.3,"sim_time":28.816828,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"edn_tl_errors":{"max_time":2.53,"sim_time":128.03730199999998,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_illegal_access":{"tests":{"edn_tl_errors":{"max_time":2.53,"sim_time":128.03730199999998,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_outstanding_access":{"tests":{"edn_csr_hw_reset":{"max_time":0.8,"sim_time":45.546237999999995,"passed":5,"total":5,"percent":100.0},"edn_csr_rw":{"max_time":0.88,"sim_time":46.605385999999996,"passed":20,"total":20,"percent":100.0},"edn_csr_aliasing":{"max_time":1.2,"sim_time":41.075427000000005,"passed":5,"total":5,"percent":100.0},"edn_same_csr_outstanding":{"max_time":1.15,"sim_time":143.450206,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_partial_access":{"tests":{"edn_csr_hw_reset":{"max_time":0.8,"sim_time":45.546237999999995,"passed":5,"total":5,"percent":100.0},"edn_csr_rw":{"max_time":0.88,"sim_time":46.605385999999996,"passed":20,"total":20,"percent":100.0},"edn_csr_aliasing":{"max_time":1.2,"sim_time":41.075427000000005,"passed":5,"total":5,"percent":100.0},"edn_same_csr_outstanding":{"max_time":1.15,"sim_time":143.450206,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":964,"total":970,"percent":99.38144329896907},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"edn_sec_cm":{"max_time":4.4,"sim_time":788.1343909999999,"passed":4,"total":5,"percent":80.0},"edn_tl_intg_err":{"max_time":2.98,"sim_time":349.290754,"passed":20,"total":20,"percent":100.0}},"passed":24,"total":25,"percent":96.0},"sec_cm_config_regwen":{"tests":{"edn_regwen":{"max_time":1.26,"sim_time":30.8995,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"sec_cm_config_mubi":{"tests":{"edn_alert":{"max_time":1.45,"sim_time":54.543471,"passed":200,"total":200,"percent":100.0}},"passed":200,"total":200,"percent":100.0},"sec_cm_main_sm_fsm_sparse":{"tests":{"edn_sec_cm":{"max_time":4.4,"sim_time":788.1343909999999,"passed":4,"total":5,"percent":80.0}},"passed":4,"total":5,"percent":80.0},"sec_cm_ack_sm_fsm_sparse":{"tests":{"edn_sec_cm":{"max_time":4.4,"sim_time":788.1343909999999,"passed":4,"total":5,"percent":80.0}},"passed":4,"total":5,"percent":80.0},"sec_cm_fifo_ctr_redun":{"tests":{"edn_sec_cm":{"max_time":4.4,"sim_time":788.1343909999999,"passed":4,"total":5,"percent":80.0}},"passed":4,"total":5,"percent":80.0},"sec_cm_ctr_redun":{"tests":{"edn_sec_cm":{"max_time":4.4,"sim_time":788.1343909999999,"passed":4,"total":5,"percent":80.0}},"passed":4,"total":5,"percent":80.0},"sec_cm_main_sm_ctr_local_esc":{"tests":{"edn_alert":{"max_time":1.45,"sim_time":54.543471,"passed":200,"total":200,"percent":100.0},"edn_sec_cm":{"max_time":4.4,"sim_time":788.1343909999999,"passed":4,"total":5,"percent":80.0}},"passed":204,"total":205,"percent":99.51219512195122},"sec_cm_cs_rdata_bus_consistency":{"tests":{"edn_alert":{"max_time":1.45,"sim_time":54.543471,"passed":200,"total":200,"percent":100.0}},"passed":200,"total":200,"percent":100.0},"sec_cm_tile_link_bus_integrity":{"tests":{"edn_tl_intg_err":{"max_time":2.98,"sim_time":349.290754,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0}},"passed":234,"total":235,"percent":99.57446808510639},"V3":{"testpoints":{"stress_all_with_rand_reset":{"tests":{"edn_stress_all_with_rand_reset":{"max_time":73.32,"sim_time":5222.489148,"passed":40,"total":50,"percent":80.0}},"passed":40,"total":50,"percent":80.0}},"passed":40,"total":50,"percent":80.0}},"coverage":{"code":{"block":null,"line_statement":98.48,"branch":94.59,"condition_expression":95.08,"toggle":96.15,"fsm":95.45},"assertion":97.14,"functional":92.44},"cov_report_page":"/nightly/current_run/scratch/master/edn_edn1-sim-vcs/cov_report/dashboard.html","failed_jobs":{"buckets":{"UVM_FATAL (alert_receiver_driver.sv:218) [driver] Check failed (cfg.vif.receiver_cb.alert_tx.alert_p) alert_p not high, despite an item in r_alert_rsp_q":[{"name":"edn_sec_cm","qual_name":"0.edn_sec_cm.90573821111302610882729799104431486558172072278857761948655430655729417071449","seed":90573821111302610882729799104431486558172072278857761948655430655729417071449,"line":148,"log_path":"/nightly/current_run/scratch/master/edn_edn1-sim-vcs/0.edn_sec_cm/latest/run.log","log_context":["UVM_FATAL @ 157541924 ps: (alert_receiver_driver.sv:218) [uvm_test_top.env.m_alert_agent_fatal_alert.driver] Check failed (cfg.vif.receiver_cb.alert_tx.alert_p) alert_p not high, despite an item in r_alert_rsp_q \n","UVM_INFO @ 157541924 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_vseq.sv:1236) [edn_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"edn_stress_all_with_rand_reset","qual_name":"5.edn_stress_all_with_rand_reset.36183786134101146659656183607753791605719689515648578448450398821585309270563","seed":36183786134101146659656183607753791605719689515648578448450398821585309270563,"line":277,"log_path":"/nightly/current_run/scratch/master/edn_edn1-sim-vcs/5.edn_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 2861291644 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.edn_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 2861291644 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"edn_stress_all_with_rand_reset","qual_name":"6.edn_stress_all_with_rand_reset.72916407167004319018728464415005520086578904708368415371606882020761918310318","seed":72916407167004319018728464415005520086578904708368415371606882020761918310318,"line":384,"log_path":"/nightly/current_run/scratch/master/edn_edn1-sim-vcs/6.edn_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 3173472512 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.edn_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 3173472512 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"edn_stress_all_with_rand_reset","qual_name":"10.edn_stress_all_with_rand_reset.57799051937809739759893156830323194330668317454567704980230455025403372859732","seed":57799051937809739759893156830323194330668317454567704980230455025403372859732,"line":218,"log_path":"/nightly/current_run/scratch/master/edn_edn1-sim-vcs/10.edn_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 2144426449 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.edn_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 2144426449 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"edn_stress_all_with_rand_reset","qual_name":"15.edn_stress_all_with_rand_reset.37121197035999234391505553233354746254399989453433230701391982181941687881200","seed":37121197035999234391505553233354746254399989453433230701391982181941687881200,"line":163,"log_path":"/nightly/current_run/scratch/master/edn_edn1-sim-vcs/15.edn_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 854773047 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.edn_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 854773047 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"edn_stress_all_with_rand_reset","qual_name":"19.edn_stress_all_with_rand_reset.11699637567408907202030665840132689871845211019259493955642291485371987232312","seed":11699637567408907202030665840132689871845211019259493955642291485371987232312,"line":263,"log_path":"/nightly/current_run/scratch/master/edn_edn1-sim-vcs/19.edn_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 2614412011 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.edn_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 2614412011 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"edn_stress_all_with_rand_reset","qual_name":"20.edn_stress_all_with_rand_reset.29062661778325089189860742664734514327174741538384651668948078864272563079241","seed":29062661778325089189860742664734514327174741538384651668948078864272563079241,"line":144,"log_path":"/nightly/current_run/scratch/master/edn_edn1-sim-vcs/20.edn_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 1002300445 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.edn_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 1002300445 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"edn_stress_all_with_rand_reset","qual_name":"28.edn_stress_all_with_rand_reset.13763739971355489388294279139293011773573080902794392666669768265483934188639","seed":13763739971355489388294279139293011773573080902794392666669768265483934188639,"line":176,"log_path":"/nightly/current_run/scratch/master/edn_edn1-sim-vcs/28.edn_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 1969676014 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.edn_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 1969676014 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"edn_stress_all_with_rand_reset","qual_name":"34.edn_stress_all_with_rand_reset.67821576860753565001940745839791875245545451997658768949143900943912902374955","seed":67821576860753565001940745839791875245545451997658768949143900943912902374955,"line":260,"log_path":"/nightly/current_run/scratch/master/edn_edn1-sim-vcs/34.edn_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 1274636635 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.edn_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 1274636635 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"edn_stress_all_with_rand_reset","qual_name":"40.edn_stress_all_with_rand_reset.95168471135778578712140828641401759980704514286015900179920905603584749340789","seed":95168471135778578712140828641401759980704514286015900179920905603584749340789,"line":135,"log_path":"/nightly/current_run/scratch/master/edn_edn1-sim-vcs/40.edn_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 853846941 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.edn_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 853846941 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"edn_stress_all_with_rand_reset","qual_name":"46.edn_stress_all_with_rand_reset.16988366739083844348972619229961253949283753626168880715864969159526826579029","seed":16988366739083844348972619229961253949283753626168880715864969159526826579029,"line":125,"log_path":"/nightly/current_run/scratch/master/edn_edn1-sim-vcs/46.edn_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 120704699 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.edn_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 120704699 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of * ps hit, indicating a probable testbench issue":[{"name":"edn_disable_auto_req_mode","qual_name":"6.edn_disable_auto_req_mode.35688271653054274413149436471875756665693630489775217922734664457090768544816","seed":35688271653054274413149436471875756665693630489775217922734664457090768544816,"line":89,"log_path":"/nightly/current_run/scratch/master/edn_edn1-sim-vcs/6.edn_disable_auto_req_mode/latest/run.log","log_context":["UVM_FATAL @ 500000000 ps: (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of 500000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 500000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"edn_disable_auto_req_mode","qual_name":"13.edn_disable_auto_req_mode.21890725877121739016494187884427310898197158932511927713627888883166183136279","seed":21890725877121739016494187884427310898197158932511927713627888883166183136279,"line":89,"log_path":"/nightly/current_run/scratch/master/edn_edn1-sim-vcs/13.edn_disable_auto_req_mode/latest/run.log","log_context":["UVM_FATAL @ 500000000 ps: (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of 500000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 500000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"edn_disable_auto_req_mode","qual_name":"26.edn_disable_auto_req_mode.39904331141108953439644367869619202141249596365529488757683807380442877136256","seed":39904331141108953439644367869619202141249596365529488757683807380442877136256,"line":89,"log_path":"/nightly/current_run/scratch/master/edn_edn1-sim-vcs/26.edn_disable_auto_req_mode/latest/run.log","log_context":["UVM_FATAL @ 500000000 ps: (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of 500000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 500000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"edn_disable_auto_req_mode","qual_name":"42.edn_disable_auto_req_mode.50101949403181661599277758286782447244829593087472394844317874651251304843967","seed":50101949403181661599277758286782447244829593087472394844317874651251304843967,"line":88,"log_path":"/nightly/current_run/scratch/master/edn_edn1-sim-vcs/42.edn_disable_auto_req_mode/latest/run.log","log_context":["UVM_FATAL @ 500000000 ps: (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of 500000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 500000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"edn_disable_auto_req_mode","qual_name":"45.edn_disable_auto_req_mode.4489816096583661683805110734439843353880811961655874043905734009961728988857","seed":4489816096583661683805110734439843353880811961655874043905734009961728988857,"line":89,"log_path":"/nightly/current_run/scratch/master/edn_edn1-sim-vcs/45.edn_disable_auto_req_mode/latest/run.log","log_context":["UVM_FATAL @ 500000000 ps: (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of 500000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 500000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"edn_disable_auto_req_mode","qual_name":"47.edn_disable_auto_req_mode.95862643798784687732447287138829514827334990538869938375858577338926948513429","seed":95862643798784687732447287138829514827334990538869938375858577338926948513429,"line":89,"log_path":"/nightly/current_run/scratch/master/edn_edn1-sim-vcs/47.edn_disable_auto_req_mode/latest/run.log","log_context":["UVM_FATAL @ 500000000 ps: (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of 500000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 500000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":1113,"total":1130,"percent":98.49557522123894}