{"block":{"name":"spi_device","variant":"1r1w","commit":"f3ee88db1f6c979a899d8b35ac6ea706a46db43b","commit_short":"f3ee88d","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/f3ee88db1f6c979a899d8b35ac6ea706a46db43b","revision_info":"GitHub Revision: [`f3ee88d`](https://github.com/lowrisc/opentitan/tree/f3ee88db1f6c979a899d8b35ac6ea706a46db43b)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-05-09T02:32:54Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/spi_device_1r1w/data/spi_device_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"spi_device_flash_and_tpm":{"max_time":775.0,"sim_time":193199.862245,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"csr_hw_reset":{"tests":{"spi_device_csr_hw_reset":{"max_time":3.0,"sim_time":86.827713,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_rw":{"tests":{"spi_device_csr_rw":{"max_time":7.0,"sim_time":432.289812,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"csr_bit_bash":{"tests":{"spi_device_csr_bit_bash":{"max_time":75.0,"sim_time":4292.073886,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_aliasing":{"tests":{"spi_device_csr_aliasing":{"max_time":32.0,"sim_time":2386.087917,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"spi_device_csr_mem_rw_with_rand_reset":{"max_time":9.0,"sim_time":218.446903,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"spi_device_csr_rw":{"max_time":7.0,"sim_time":432.289812,"passed":20,"total":20,"percent":100.0},"spi_device_csr_aliasing":{"max_time":32.0,"sim_time":2386.087917,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"mem_walk":{"tests":{"spi_device_mem_walk":{"max_time":2.0,"sim_time":23.014553,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"mem_partial_access":{"tests":{"spi_device_mem_partial_access":{"max_time":5.0,"sim_time":281.495038,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0}},"passed":115,"total":115,"percent":100.0},"V2":{"testpoints":{"csb_read":{"tests":{"spi_device_csb_read":{"max_time":3.0,"sim_time":71.064043,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"mem_parity":{"tests":{"spi_device_mem_parity":{"max_time":2.0,"sim_time":0.9296760000000001,"passed":0,"total":20,"percent":0.0}},"passed":0,"total":20,"percent":0.0},"mem_cfg":{"tests":{"spi_device_ram_cfg":{"max_time":2.0,"sim_time":3.7222359999999997,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tpm_read":{"tests":{"spi_device_tpm_rw":{"max_time":18.0,"sim_time":210.73998699999999,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tpm_write":{"tests":{"spi_device_tpm_rw":{"max_time":18.0,"sim_time":210.73998699999999,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tpm_hw_reg":{"tests":{"spi_device_tpm_read_hw_reg":{"max_time":63.0,"sim_time":24817.294831,"passed":50,"total":50,"percent":100.0},"spi_device_tpm_sts_read":{"max_time":4.0,"sim_time":254.716584,"passed":50,"total":50,"percent":100.0}},"passed":100,"total":100,"percent":100.0},"tpm_fully_random_case":{"tests":{"spi_device_tpm_all":{"max_time":103.0,"sim_time":41520.757974,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"pass_cmd_filtering":{"tests":{"spi_device_pass_cmd_filtering":{"max_time":75.0,"sim_time":7203.690837,"passed":50,"total":50,"percent":100.0},"spi_device_flash_all":{"max_time":581.0,"sim_time":207619.91000600002,"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0},"pass_addr_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":77.0,"sim_time":18058.645410999998,"passed":50,"total":50,"percent":100.0},"spi_device_flash_all":{"max_time":581.0,"sim_time":207619.91000600002,"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0},"pass_payload_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":77.0,"sim_time":18058.645410999998,"passed":50,"total":50,"percent":100.0},"spi_device_flash_all":{"max_time":581.0,"sim_time":207619.91000600002,"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0},"cmd_info_slots":{"tests":{"spi_device_flash_all":{"max_time":581.0,"sim_time":207619.91000600002,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"cmd_read_status":{"tests":{"spi_device_intercept":{"max_time":62.00000000000001,"sim_time":7213.346374,"passed":50,"total":50,"percent":100.0},"spi_device_flash_all":{"max_time":581.0,"sim_time":207619.91000600002,"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0},"cmd_read_jedec":{"tests":{"spi_device_intercept":{"max_time":62.00000000000001,"sim_time":7213.346374,"passed":50,"total":50,"percent":100.0},"spi_device_flash_all":{"max_time":581.0,"sim_time":207619.91000600002,"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0},"cmd_read_sfdp":{"tests":{"spi_device_intercept":{"max_time":62.00000000000001,"sim_time":7213.346374,"passed":50,"total":50,"percent":100.0},"spi_device_flash_all":{"max_time":581.0,"sim_time":207619.91000600002,"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0},"cmd_fast_read":{"tests":{"spi_device_intercept":{"max_time":62.00000000000001,"sim_time":7213.346374,"passed":50,"total":50,"percent":100.0},"spi_device_flash_all":{"max_time":581.0,"sim_time":207619.91000600002,"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0},"cmd_read_pipeline":{"tests":{"spi_device_intercept":{"max_time":62.00000000000001,"sim_time":7213.346374,"passed":50,"total":50,"percent":100.0},"spi_device_flash_all":{"max_time":581.0,"sim_time":207619.91000600002,"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0},"flash_cmd_upload":{"tests":{"spi_device_upload":{"max_time":63.0,"sim_time":14994.215745,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"mailbox_command":{"tests":{"spi_device_mailbox":{"max_time":324.0,"sim_time":175241.546778,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"mailbox_cross_outside_command":{"tests":{"spi_device_mailbox":{"max_time":324.0,"sim_time":175241.546778,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"mailbox_cross_inside_command":{"tests":{"spi_device_mailbox":{"max_time":324.0,"sim_time":175241.546778,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"cmd_read_buffer":{"tests":{"spi_device_flash_mode":{"max_time":127.0,"sim_time":26274.53793,"passed":50,"total":50,"percent":100.0},"spi_device_read_buffer_direct":{"max_time":37.0,"sim_time":7222.846644,"passed":50,"total":50,"percent":100.0}},"passed":100,"total":100,"percent":100.0},"cmd_dummy_cycle":{"tests":{"spi_device_mailbox":{"max_time":324.0,"sim_time":175241.546778,"passed":50,"total":50,"percent":100.0},"spi_device_flash_all":{"max_time":581.0,"sim_time":207619.91000600002,"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0},"quad_spi":{"tests":{"spi_device_flash_all":{"max_time":581.0,"sim_time":207619.91000600002,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"dual_spi":{"tests":{"spi_device_flash_all":{"max_time":581.0,"sim_time":207619.91000600002,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"4b_3b_feature":{"tests":{"spi_device_cfg_cmd":{"max_time":39.0,"sim_time":2573.4477349999997,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"write_enable_disable":{"tests":{"spi_device_cfg_cmd":{"max_time":39.0,"sim_time":2573.4477349999997,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"TPM_with_flash_or_passthrough_mode":{"tests":{"spi_device_flash_and_tpm":{"max_time":775.0,"sim_time":193199.862245,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tpm_and_flash_trans_with_min_inactive_time":{"tests":{"spi_device_flash_and_tpm_min_idle":{"max_time":752.0,"sim_time":389171.76064600004,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"stress_all":{"tests":{"spi_device_stress_all":{"max_time":879.0,"sim_time":116569.661487,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"alert_test":{"tests":{"spi_device_alert_test":{"max_time":3.0,"sim_time":12.79523,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"intr_test":{"tests":{"spi_device_intr_test":{"max_time":2.0,"sim_time":19.856038,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"spi_device_tl_errors":{"max_time":11.0,"sim_time":460.340968,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_illegal_access":{"tests":{"spi_device_tl_errors":{"max_time":11.0,"sim_time":460.340968,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_outstanding_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":3.0,"sim_time":86.827713,"passed":5,"total":5,"percent":100.0},"spi_device_csr_rw":{"max_time":7.0,"sim_time":432.289812,"passed":20,"total":20,"percent":100.0},"spi_device_csr_aliasing":{"max_time":32.0,"sim_time":2386.087917,"passed":5,"total":5,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":10.0,"sim_time":679.930158,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_partial_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":3.0,"sim_time":86.827713,"passed":5,"total":5,"percent":100.0},"spi_device_csr_rw":{"max_time":7.0,"sim_time":432.289812,"passed":20,"total":20,"percent":100.0},"spi_device_csr_aliasing":{"max_time":32.0,"sim_time":2386.087917,"passed":5,"total":5,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":10.0,"sim_time":679.930158,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":1019,"total":1041,"percent":97.8866474543708},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"spi_device_sec_cm":{"max_time":3.0,"sim_time":354.83290700000003,"passed":5,"total":5,"percent":100.0},"spi_device_tl_intg_err":{"max_time":33.0,"sim_time":1661.858706,"passed":20,"total":20,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"spi_device_tl_intg_err":{"max_time":33.0,"sim_time":1661.858706,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"unmapped":{"testpoints":{"Unmapped":{"tests":{"spi_device_flash_mode_ignore_cmds":{"max_time":619.0,"sim_time":54793.936268,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"coverage":{"code":{"block":98.41,"line_statement":98.82,"branch":97.14,"condition_expression":null,"toggle":81.25,"fsm":89.58},"assertion":94.76,"functional":65.74},"cov_report_page":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ1] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[*] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)":[{"name":"spi_device_mem_parity","qual_name":"0.spi_device_mem_parity.102160871583226533472491346662957079956333973127469759741670808280479850205588","seed":102160871583226533472491346662957079956333973127469759741670808280479850205588,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @    930465 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[980] not found within the scope .\n","UVM_ERROR @    930465 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[980] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"1.spi_device_mem_parity.47925698432214430991155883646518277023632918152596760125729554013701869296624","seed":47925698432214430991155883646518277023632918152596760125729554013701869296624,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/1.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @    850185 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[950] not found within the scope .\n","UVM_ERROR @    850185 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[950] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"2.spi_device_mem_parity.24318092800302127830498804384812218842439044414855997076801849089080422066588","seed":24318092800302127830498804384812218842439044414855997076801849089080422066588,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/2.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @    746004 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[974] not found within the scope .\n","UVM_ERROR @    746004 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[974] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"3.spi_device_mem_parity.4378173227248005456072312576112650288012297720033787779510862636834742213285","seed":4378173227248005456072312576112650288012297720033787779510862636834742213285,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/3.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   3744972 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[974] not found within the scope .\n","UVM_ERROR @   3744972 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[974] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"4.spi_device_mem_parity.21695000589331241018963552659797408433686741942531890360685858198218458173238","seed":21695000589331241018963552659797408433686741942531890360685858198218458173238,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/4.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   2253903 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[909] not found within the scope .\n","UVM_ERROR @   2253903 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[909] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"5.spi_device_mem_parity.52590993328044287694631442530511292229355897545567243805873965631645985815916","seed":52590993328044287694631442530511292229355897545567243805873965631645985815916,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/5.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   4439365 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[920] not found within the scope .\n","UVM_ERROR @   4439365 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[920] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"6.spi_device_mem_parity.66604486555012937041928002532239863878288195352071220583710159357813685468289","seed":66604486555012937041928002532239863878288195352071220583710159357813685468289,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/6.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1134497 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[932] not found within the scope .\n","UVM_ERROR @   1134497 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[932] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"7.spi_device_mem_parity.18253566507089259013105209926301364008884549363180819388794259416693601181430","seed":18253566507089259013105209926301364008884549363180819388794259416693601181430,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/7.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1350545 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[991] not found within the scope .\n","UVM_ERROR @   1350545 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[991] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"8.spi_device_mem_parity.78185577552637594200129348751758968318213972904681813465785482685604620612133","seed":78185577552637594200129348751758968318213972904681813465785482685604620612133,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/8.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @    829148 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[988] not found within the scope .\n","UVM_ERROR @    829148 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[988] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"9.spi_device_mem_parity.83969101676289762658356924907456922473994419130105114880901496266606878082094","seed":83969101676289762658356924907456922473994419130105114880901496266606878082094,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/9.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @    778921 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[921] not found within the scope .\n","UVM_ERROR @    778921 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[921] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"10.spi_device_mem_parity.71356061285784142946986991478904395238877257223340889330857393121814819697826","seed":71356061285784142946986991478904395238877257223340889330857393121814819697826,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/10.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1090103 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[981] not found within the scope .\n","UVM_ERROR @   1090103 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[981] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"11.spi_device_mem_parity.107905464753558391261196819290396367873007423212733256440013296659497724879546","seed":107905464753558391261196819290396367873007423212733256440013296659497724879546,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/11.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   4676778 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[964] not found within the scope .\n","UVM_ERROR @   4676778 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[964] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"12.spi_device_mem_parity.48562982907664228137226093350520491939989651657788464828654850506040827484405","seed":48562982907664228137226093350520491939989651657788464828654850506040827484405,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/12.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @    936699 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[984] not found within the scope .\n","UVM_ERROR @    936699 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[984] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"13.spi_device_mem_parity.15075068454484544013411362000628114764339584954225933392398029582588119160620","seed":15075068454484544013411362000628114764339584954225933392398029582588119160620,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/13.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   7336098 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[928] not found within the scope .\n","UVM_ERROR @   7336098 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[928] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"14.spi_device_mem_parity.77021067493580205017833658636925727069051326756948514553702598223197628884951","seed":77021067493580205017833658636925727069051326756948514553702598223197628884951,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/14.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   4013205 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[993] not found within the scope .\n","UVM_ERROR @   4013205 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[993] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"15.spi_device_mem_parity.25834719672117303100236587506496464415544438537488514851519755242292958091253","seed":25834719672117303100236587506496464415544438537488514851519755242292958091253,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/15.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   4518253 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[961] not found within the scope .\n","UVM_ERROR @   4518253 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[961] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"16.spi_device_mem_parity.20432791242491072097024222388991862078781289262288433614424573225374972864512","seed":20432791242491072097024222388991862078781289262288433614424573225374972864512,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/16.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @  21227896 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[982] not found within the scope .\n","UVM_ERROR @  21227896 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[982] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"17.spi_device_mem_parity.56146676068226746711063488117723817742396164020763654703789555615625503858213","seed":56146676068226746711063488117723817742396164020763654703789555615625503858213,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/17.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1984752 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[943] not found within the scope .\n","UVM_ERROR @   1984752 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[943] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"18.spi_device_mem_parity.106426175985203297457146695103086779404274987458497954394155198295559595771252","seed":106426175985203297457146695103086779404274987458497954394155198295559595771252,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/18.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   4191869 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[900] not found within the scope .\n","UVM_ERROR @   4191869 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[900] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"19.spi_device_mem_parity.84439962075252133135551401577401677316378755296546665439979681715850401768790","seed":84439962075252133135551401577401677316378755296546665439979681715850401768790,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/19.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   3217413 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[992] not found within the scope .\n","UVM_ERROR @   3217413 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[992] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]}],"UVM_ERROR (spi_device_ram_cfg_vseq.sv:27) [spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (* [*] vs * [*])":[{"name":"spi_device_ram_cfg","qual_name":"0.spi_device_ram_cfg.28641038279962786712397538563119999903218758798674906773154859137949925174249","seed":28641038279962786712397538563119999903218758798674906773154859137949925174249,"line":85,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_ram_cfg/latest/run.log","log_context":["UVM_ERROR @   1116236 ps: (spi_device_ram_cfg_vseq.sv:27) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0xd76126 [110101110110000100100110] vs 0x0 [0]) \n","UVM_ERROR @   1175236 ps: (spi_device_ram_cfg_vseq.sv:27) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0xe4afce [111001001010111111001110] vs 0x0 [0]) \n","UVM_ERROR @   1194236 ps: (spi_device_ram_cfg_vseq.sv:27) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0xf3f933 [111100111111100100110011] vs 0x0 [0]) \n","UVM_ERROR @   1234236 ps: (spi_device_ram_cfg_vseq.sv:27) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x5e1589 [10111100001010110001001] vs 0x0 [0]) \n"]}],"UVM_ERROR (spi_device_scoreboard.sv:2514) [scoreboard] Check failed item.d_data == csr.get_mirrored_value() (* [*] vs * [*]) CSR last_read_addr compare mismatch act * != exp *":[{"name":"spi_device_flash_all","qual_name":"41.spi_device_flash_all.48393746198515035347519200897913076662157023616172541496081046412156104234333","seed":48393746198515035347519200897913076662157023616172541496081046412156104234333,"line":102,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/41.spi_device_flash_all/latest/run.log","log_context":["tl_ul_fuzzy_flash_status_q[i] = 0xba4a2e\n","UVM_INFO @ 8106315932 ps: (spi_device_flash_all_vseq.sv:72) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.spi_device_flash_all_vseq] spi_device_env_pkg::spi_device_flash_all_vseq.main_seq.unmblk1 - END:running iteration 3/5\n","UVM_INFO @ 8106315932 ps: (spi_device_flash_all_vseq.sv:51) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.spi_device_flash_all_vseq] spi_device_env_pkg::spi_device_flash_all_vseq.main_seq.unmblk1 - running iteration 4/5\n","UVM_INFO @ 11642496709 ps: (spi_device_flash_all_vseq.sv:72) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.spi_device_flash_all_vseq] spi_device_env_pkg::spi_device_flash_all_vseq.main_seq.unmblk1 - END:running iteration 4/5\n"]}]}},"passed":1129,"total":1151,"percent":98.08861859252823}