{"block":{"name":"rom_ctrl","variant":"32kb","commit":"aa614ecc85934ed2bd167b60154607e0ad5f282e","commit_short":"aa614ec","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/aa614ecc85934ed2bd167b60154607e0ad5f282e","revision_info":"GitHub Revision: [`aa614ec`](https://github.com/lowrisc/opentitan/tree/aa614ecc85934ed2bd167b60154607e0ad5f282e)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-05-22T15:00:33Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/rom_ctrl_32kB/data/rom_ctrl_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"rom_ctrl_smoke":{"max_time":4.0,"sim_time":138.524247,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"csr_hw_reset":{"tests":{"rom_ctrl_csr_hw_reset":{"max_time":7.0,"sim_time":552.118006,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_rw":{"tests":{"rom_ctrl_csr_rw":{"max_time":5.0,"sim_time":3832.3233029999997,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"csr_bit_bash":{"tests":{"rom_ctrl_csr_bit_bash":{"max_time":6.0,"sim_time":165.135344,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_aliasing":{"tests":{"rom_ctrl_csr_aliasing":{"max_time":6.0,"sim_time":292.260209,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"rom_ctrl_csr_mem_rw_with_rand_reset":{"max_time":7.0,"sim_time":194.23403299999998,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"rom_ctrl_csr_rw":{"max_time":5.0,"sim_time":3832.3233029999997,"passed":20,"total":20,"percent":100.0},"rom_ctrl_csr_aliasing":{"max_time":6.0,"sim_time":292.260209,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"mem_walk":{"tests":{"rom_ctrl_mem_walk":{"max_time":4.0,"sim_time":175.7216,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"mem_partial_access":{"tests":{"rom_ctrl_mem_partial_access":{"max_time":4.0,"sim_time":129.94786100000002,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0}},"passed":67,"total":67,"percent":100.0},"V2":{"testpoints":{"max_throughput_chk":{"tests":{"rom_ctrl_max_throughput_chk":{"max_time":4.0,"sim_time":139.065992,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"stress_all":{"tests":{"rom_ctrl_stress_all":{"max_time":17.0,"sim_time":1130.23009,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"kmac_err_chk":{"tests":{"rom_ctrl_kmac_err_chk":{"max_time":8.0,"sim_time":4126.672465,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"alert_test":{"tests":{"rom_ctrl_alert_test":{"max_time":8.0,"sim_time":177.27172,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"rom_ctrl_tl_errors":{"max_time":7.0,"sim_time":2790.225458,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_illegal_access":{"tests":{"rom_ctrl_tl_errors":{"max_time":7.0,"sim_time":2790.225458,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_outstanding_access":{"tests":{"rom_ctrl_csr_hw_reset":{"max_time":7.0,"sim_time":552.118006,"passed":5,"total":5,"percent":100.0},"rom_ctrl_csr_rw":{"max_time":5.0,"sim_time":3832.3233029999997,"passed":20,"total":20,"percent":100.0},"rom_ctrl_csr_aliasing":{"max_time":6.0,"sim_time":292.260209,"passed":5,"total":5,"percent":100.0},"rom_ctrl_same_csr_outstanding":{"max_time":5.0,"sim_time":175.409491,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_partial_access":{"tests":{"rom_ctrl_csr_hw_reset":{"max_time":7.0,"sim_time":552.118006,"passed":5,"total":5,"percent":100.0},"rom_ctrl_csr_rw":{"max_time":5.0,"sim_time":3832.3233029999997,"passed":20,"total":20,"percent":100.0},"rom_ctrl_csr_aliasing":{"max_time":6.0,"sim_time":292.260209,"passed":5,"total":5,"percent":100.0},"rom_ctrl_same_csr_outstanding":{"max_time":5.0,"sim_time":175.409491,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":144,"total":144,"percent":100.0},"V2S":{"testpoints":{"corrupt_sig_fatal_chk":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":82.0,"sim_time":15376.920644,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"passthru_mem_tl_intg_err":{"tests":{"rom_ctrl_passthru_mem_tl_intg_err":{"max_time":20.0,"sim_time":840.918592,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_intg_err":{"tests":{"rom_ctrl_sec_cm":{"max_time":141.0,"sim_time":2854.996705,"passed":5,"total":5,"percent":100.0},"rom_ctrl_tl_intg_err":{"max_time":31.0,"sim_time":343.714358,"passed":20,"total":20,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"prim_fsm_check":{"tests":{"rom_ctrl_sec_cm":{"max_time":141.0,"sim_time":2854.996705,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"prim_count_check":{"tests":{"rom_ctrl_sec_cm":{"max_time":141.0,"sim_time":2854.996705,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_checker_ctr_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":82.0,"sim_time":15376.920644,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_checker_ctrl_flow_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":82.0,"sim_time":15376.920644,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_checker_fsm_local_esc":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":82.0,"sim_time":15376.920644,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_compare_ctrl_flow_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":82.0,"sim_time":15376.920644,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_compare_ctr_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":82.0,"sim_time":15376.920644,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_compare_ctr_redun":{"tests":{"rom_ctrl_sec_cm":{"max_time":141.0,"sim_time":2854.996705,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_fsm_sparse":{"tests":{"rom_ctrl_sec_cm":{"max_time":141.0,"sim_time":2854.996705,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_mem_scramble":{"tests":{"rom_ctrl_smoke":{"max_time":4.0,"sim_time":138.524247,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_mem_digest":{"tests":{"rom_ctrl_smoke":{"max_time":4.0,"sim_time":138.524247,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_intersig_mubi":{"tests":{"rom_ctrl_smoke":{"max_time":4.0,"sim_time":138.524247,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"rom_ctrl_tl_intg_err":{"max_time":31.0,"sim_time":343.714358,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_bus_local_esc":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":82.0,"sim_time":15376.920644,"passed":20,"total":20,"percent":100.0},"rom_ctrl_kmac_err_chk":{"max_time":8.0,"sim_time":4126.672465,"passed":2,"total":2,"percent":100.0}},"passed":22,"total":22,"percent":100.0},"sec_cm_mux_mubi":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":82.0,"sim_time":15376.920644,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_mux_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":82.0,"sim_time":15376.920644,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_ctrl_redun":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":82.0,"sim_time":15376.920644,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_ctrl_mem_integrity":{"tests":{"rom_ctrl_passthru_mem_tl_intg_err":{"max_time":20.0,"sim_time":840.918592,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_tlul_fifo_ctr_redun":{"tests":{"rom_ctrl_sec_cm":{"max_time":141.0,"sim_time":2854.996705,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0}},"passed":69,"total":69,"percent":100.0},"V3":{"testpoints":{"stress_all_with_rand_reset":{"tests":{"rom_ctrl_stress_all_with_rand_reset":{"max_time":122.99999999999999,"sim_time":9086.565877000001,"passed":12,"total":20,"percent":60.0}},"passed":12,"total":20,"percent":60.0}},"passed":12,"total":20,"percent":60.0}},"coverage":{"code":{"block":96.73,"line_statement":97.22,"branch":94.09,"condition_expression":null,"toggle":87.12,"fsm":100.0},"assertion":97.67,"functional":99.29},"cov_report_page":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_FATAL (cip_base_vseq.sv:465) [rom_ctrl_common_vseq] wait timeout occurred!":[{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"2.rom_ctrl_stress_all_with_rand_reset.47365245250335587449417489792339522316177511220197011938141665058978439368822","seed":47365245250335587449417489792339522316177511220197011938141665058978439368822,"line":112,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/2.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 11268583405 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_scoreboard.sv:354) scoreboard [scoreboard] alert fatal did not trigger max_delay:*":[{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"3.rom_ctrl_stress_all_with_rand_reset.111203868883607881215086577234754889974779276776478170538957522568683236496712","seed":111203868883607881215086577234754889974779276776478170538957522568683236496712,"line":96,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/3.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 3000637748 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"5.rom_ctrl_stress_all_with_rand_reset.101819013456248238163882052737253949650938218682832446997963553360757570439367","seed":101819013456248238163882052737253949650938218682832446997963553360757570439367,"line":93,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/5.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 11470238612 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"6.rom_ctrl_stress_all_with_rand_reset.73587622137293360162364012281004284488752064328063573018322922637364519159098","seed":73587622137293360162364012281004284488752064328063573018322922637364519159098,"line":92,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/6.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 340252436 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"11.rom_ctrl_stress_all_with_rand_reset.90443080855559093008977338033627138566757398581875923975475545771573609854162","seed":90443080855559093008977338033627138566757398581875923975475545771573609854162,"line":92,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/11.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 556817741 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"15.rom_ctrl_stress_all_with_rand_reset.4289306459303900174603268951492298965376816568785731378324369937637352292696","seed":4289306459303900174603268951492298965376816568785731378324369937637352292696,"line":89,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/15.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 134063406 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"16.rom_ctrl_stress_all_with_rand_reset.55429010066084829229269266413763446348273523196055114608975449056934182733600","seed":55429010066084829229269266413763446348273523196055114608975449056934182733600,"line":89,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/16.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 120887651 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (rom_ctrl_scoreboard.sv:235) [scoreboard] Check failed item.d_data[i**+:*] == exp_data[i**+:*] (* [*] vs * [*]) TLUL ROM read data incorrect":[{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"13.rom_ctrl_stress_all_with_rand_reset.73164270735213793623429878273066303725565030852181161919326148464938784949372","seed":73164270735213793623429878273066303725565030852181161919326148464938784949372,"line":129,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/13.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 9063614060 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":258,"total":266,"percent":96.99248120300751}