{"block":{"name":"rstmgr_cnsty_chk","variant":null,"commit":"2348eb2d2a78c1cb023cfd0db2dc7500b046cbf7","commit_short":"2348eb2","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/2348eb2d2a78c1cb023cfd0db2dc7500b046cbf7","revision_info":"GitHub Revision: [`2348eb2`](https://github.com/lowrisc/opentitan/tree/2348eb2d2a78c1cb023cfd0db2dc7500b046cbf7)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-06-06T03:31:11Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/top_darjeeling/ip_autogen/rstmgr/dv/data/rstmgr_cnsty_chk_testplan.html","stages":{"unmapped":{"testpoints":{"Unmapped":{"tests":{"rstmgr_cnsty_chk_test":{"max_time":3.63,"sim_time":10237.532919,"passed":8,"total":10,"percent":80.0}},"passed":8,"total":10,"percent":80.0}},"passed":8,"total":10,"percent":80.0}},"coverage":{"code":{"block":null,"line_statement":98.41,"branch":98.31,"condition_expression":86.21,"toggle":100.0,"fsm":92.31},"assertion":100.0,"functional":null},"cov_report_page":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/cov_report/dashboard.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (tb.sv:272) [reset_class] Check failed ((delta_cycles < -12) || (delta_cycles > -1) || (error_count == *))":[{"name":"rstmgr_cnsty_chk_test","qual_name":"1.rstmgr_cnsty_chk_test.54751360483455864537106938463025020396008120863267302086215241508238141015632","seed":54751360483455864537106938463025020396008120863267302086215241508238141015632,"line":175,"log_path":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/1.rstmgr_cnsty_chk_test/latest/run.log","log_context":["UVM_INFO @ 1928515100 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -11 total errors 0 / 16\n","UVM_INFO @ 1947715100 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -10 total errors 0 / 16\n","UVM_INFO @ 1966915100 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -9 total errors 0 / 16\n","UVM_INFO @ 1986115100 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -8 total errors 0 / 16\n"]},{"name":"rstmgr_cnsty_chk_test","qual_name":"4.rstmgr_cnsty_chk_test.24229403267410931860227182736296044247414130294429557476830121985981526573920","seed":24229403267410931860227182736296044247414130294429557476830121985981526573920,"line":175,"log_path":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/4.rstmgr_cnsty_chk_test/latest/run.log","log_context":["UVM_INFO @ 1848374894 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -11 total errors 0 / 16\n","UVM_INFO @ 1866774894 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -10 total errors 0 / 16\n","UVM_INFO @ 1885174894 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -9 total errors 0 / 16\n","UVM_INFO @ 1903574894 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -8 total errors 0 / 16\n"]}]}},"passed":8,"total":10,"percent":80.0}