{"block":{"name":"spi_device","variant":"1r1w","commit":"2348eb2d2a78c1cb023cfd0db2dc7500b046cbf7","commit_short":"2348eb2","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/2348eb2d2a78c1cb023cfd0db2dc7500b046cbf7","revision_info":"GitHub Revision: [`2348eb2`](https://github.com/lowrisc/opentitan/tree/2348eb2d2a78c1cb023cfd0db2dc7500b046cbf7)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-06-06T03:31:11Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/spi_device_1r1w/data/spi_device_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"spi_device_flash_and_tpm":{"max_time":858.0,"sim_time":129129.81405700001,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"csr_hw_reset":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":72.29476,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"spi_device_csr_rw":{"max_time":5.0,"sim_time":476.757972,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_bit_bash":{"tests":{"spi_device_csr_bit_bash":{"max_time":48.0,"sim_time":526.858164,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"spi_device_csr_aliasing":{"max_time":17.0,"sim_time":2726.283862,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"spi_device_csr_mem_rw_with_rand_reset":{"max_time":4.0,"sim_time":105.596965,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"spi_device_csr_rw":{"max_time":5.0,"sim_time":476.757972,"passed":5,"total":5,"percent":100.0},"spi_device_csr_aliasing":{"max_time":17.0,"sim_time":2726.283862,"passed":1,"total":1,"percent":100.0}},"passed":6,"total":6,"percent":100.0},"mem_walk":{"tests":{"spi_device_mem_walk":{"max_time":1.0,"sim_time":21.132416000000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_partial_access":{"tests":{"spi_device_mem_partial_access":{"max_time":2.0,"sim_time":58.852169,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"V2":{"testpoints":{"csb_read":{"tests":{"spi_device_csb_read":{"max_time":2.0,"sim_time":28.026083999999997,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"mem_parity":{"tests":{"spi_device_mem_parity":{"max_time":2.0,"sim_time":2.513941,"passed":0,"total":20,"percent":0.0}},"passed":0,"total":20,"percent":0.0},"mem_cfg":{"tests":{"spi_device_ram_cfg":{"max_time":2.0,"sim_time":4.3107370000000005,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tpm_read":{"tests":{"spi_device_tpm_rw":{"max_time":12.0,"sim_time":3048.9449900000004,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"tpm_write":{"tests":{"spi_device_tpm_rw":{"max_time":12.0,"sim_time":3048.9449900000004,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"tpm_hw_reg":{"tests":{"spi_device_tpm_read_hw_reg":{"max_time":43.0,"sim_time":3360.362262,"passed":15,"total":15,"percent":100.0},"spi_device_tpm_sts_read":{"max_time":3.0,"sim_time":337.348934,"passed":15,"total":15,"percent":100.0}},"passed":30,"total":30,"percent":100.0},"tpm_fully_random_case":{"tests":{"spi_device_tpm_all":{"max_time":81.0,"sim_time":4463.272103,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"pass_cmd_filtering":{"tests":{"spi_device_pass_cmd_filtering":{"max_time":52.0,"sim_time":30720.276642999997,"passed":15,"total":15,"percent":100.0},"spi_device_flash_all":{"max_time":498.00000000000006,"sim_time":43069.582914,"passed":25,"total":25,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"pass_addr_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":45.0,"sim_time":15609.118402,"passed":15,"total":15,"percent":100.0},"spi_device_flash_all":{"max_time":498.00000000000006,"sim_time":43069.582914,"passed":25,"total":25,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"pass_payload_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":45.0,"sim_time":15609.118402,"passed":15,"total":15,"percent":100.0},"spi_device_flash_all":{"max_time":498.00000000000006,"sim_time":43069.582914,"passed":25,"total":25,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"cmd_info_slots":{"tests":{"spi_device_flash_all":{"max_time":498.00000000000006,"sim_time":43069.582914,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"cmd_read_status":{"tests":{"spi_device_intercept":{"max_time":27.0,"sim_time":1735.737904,"passed":15,"total":15,"percent":100.0},"spi_device_flash_all":{"max_time":498.00000000000006,"sim_time":43069.582914,"passed":25,"total":25,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"cmd_read_jedec":{"tests":{"spi_device_intercept":{"max_time":27.0,"sim_time":1735.737904,"passed":15,"total":15,"percent":100.0},"spi_device_flash_all":{"max_time":498.00000000000006,"sim_time":43069.582914,"passed":25,"total":25,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"cmd_read_sfdp":{"tests":{"spi_device_intercept":{"max_time":27.0,"sim_time":1735.737904,"passed":15,"total":15,"percent":100.0},"spi_device_flash_all":{"max_time":498.00000000000006,"sim_time":43069.582914,"passed":25,"total":25,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"cmd_fast_read":{"tests":{"spi_device_intercept":{"max_time":27.0,"sim_time":1735.737904,"passed":15,"total":15,"percent":100.0},"spi_device_flash_all":{"max_time":498.00000000000006,"sim_time":43069.582914,"passed":25,"total":25,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"cmd_read_pipeline":{"tests":{"spi_device_intercept":{"max_time":27.0,"sim_time":1735.737904,"passed":15,"total":15,"percent":100.0},"spi_device_flash_all":{"max_time":498.00000000000006,"sim_time":43069.582914,"passed":25,"total":25,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"flash_cmd_upload":{"tests":{"spi_device_upload":{"max_time":95.0,"sim_time":10940.837297,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"mailbox_command":{"tests":{"spi_device_mailbox":{"max_time":150.0,"sim_time":40173.552148999996,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"mailbox_cross_outside_command":{"tests":{"spi_device_mailbox":{"max_time":150.0,"sim_time":40173.552148999996,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"mailbox_cross_inside_command":{"tests":{"spi_device_mailbox":{"max_time":150.0,"sim_time":40173.552148999996,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"cmd_read_buffer":{"tests":{"spi_device_flash_mode":{"max_time":127.0,"sim_time":80539.83424899999,"passed":15,"total":15,"percent":100.0},"spi_device_read_buffer_direct":{"max_time":31.0,"sim_time":1457.472358,"passed":15,"total":15,"percent":100.0}},"passed":30,"total":30,"percent":100.0},"cmd_dummy_cycle":{"tests":{"spi_device_mailbox":{"max_time":150.0,"sim_time":40173.552148999996,"passed":15,"total":15,"percent":100.0},"spi_device_flash_all":{"max_time":498.00000000000006,"sim_time":43069.582914,"passed":25,"total":25,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"quad_spi":{"tests":{"spi_device_flash_all":{"max_time":498.00000000000006,"sim_time":43069.582914,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"dual_spi":{"tests":{"spi_device_flash_all":{"max_time":498.00000000000006,"sim_time":43069.582914,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"4b_3b_feature":{"tests":{"spi_device_cfg_cmd":{"max_time":20.0,"sim_time":8958.507538,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"write_enable_disable":{"tests":{"spi_device_cfg_cmd":{"max_time":20.0,"sim_time":8958.507538,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"flash_mode_ignore_cmds":{"tests":{"spi_device_flash_mode_ignore_cmds":{"max_time":351.0,"sim_time":117638.22164300001,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"TPM_with_flash_or_passthrough_mode":{"tests":{"spi_device_flash_and_tpm":{"max_time":858.0,"sim_time":129129.81405700001,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tpm_and_flash_trans_with_min_inactive_time":{"tests":{"spi_device_flash_and_tpm_min_idle":{"max_time":408.0,"sim_time":94223.671315,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"stress_all":{"tests":{"spi_device_stress_all":{"max_time":1532.0,"sim_time":214681.859325,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"alert_test":{"tests":{"spi_device_alert_test":{"max_time":2.0,"sim_time":12.761123,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"intr_test":{"tests":{"spi_device_intr_test":{"max_time":2.0,"sim_time":42.381544000000005,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"spi_device_tl_errors":{"max_time":11.0,"sim_time":974.972266,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_illegal_access":{"tests":{"spi_device_tl_errors":{"max_time":11.0,"sim_time":974.972266,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_outstanding_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":72.29476,"passed":1,"total":1,"percent":100.0},"spi_device_csr_rw":{"max_time":5.0,"sim_time":476.757972,"passed":5,"total":5,"percent":100.0},"spi_device_csr_aliasing":{"max_time":17.0,"sim_time":2726.283862,"passed":1,"total":1,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":6.0,"sim_time":733.8188419999999,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0},"tl_d_partial_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":72.29476,"passed":1,"total":1,"percent":100.0},"spi_device_csr_rw":{"max_time":5.0,"sim_time":476.757972,"passed":5,"total":5,"percent":100.0},"spi_device_csr_aliasing":{"max_time":17.0,"sim_time":2726.283862,"passed":1,"total":1,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":6.0,"sim_time":733.8188419999999,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0}},"passed":357,"total":378,"percent":94.44444444444444},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"spi_device_sec_cm":{"max_time":3.0,"sim_time":272.473524,"passed":5,"total":5,"percent":100.0},"spi_device_tl_intg_err":{"max_time":47.0,"sim_time":2194.8186090000004,"passed":25,"total":25,"percent":100.0}},"passed":30,"total":30,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"spi_device_tl_intg_err":{"max_time":47.0,"sim_time":2194.8186090000004,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0}},"passed":30,"total":30,"percent":100.0}},"coverage":{"code":{"block":98.41,"line_statement":98.82,"branch":97.14,"condition_expression":null,"toggle":81.25,"fsm":89.58},"assertion":95.51,"functional":68.57},"cov_report_page":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ1] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[*] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)":[{"name":"spi_device_mem_parity","qual_name":"0.spi_device_mem_parity.86740827433627096735568844916024622303510205106388443693378235826246220419623","seed":86740827433627096735568844916024622303510205106388443693378235826246220419623,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   2138947 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[930] not found within the scope .\n","UVM_ERROR @   2138947 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[930] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"1.spi_device_mem_parity.99231302369845754412208544870201247005699798652569209829381793253328253523585","seed":99231302369845754412208544870201247005699798652569209829381793253328253523585,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/1.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1828092 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[917] not found within the scope .\n","UVM_ERROR @   1828092 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[917] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"2.spi_device_mem_parity.111403406031659583850083645928665244476146550058749688325123155639906757617433","seed":111403406031659583850083645928665244476146550058749688325123155639906757617433,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/2.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   4566896 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[974] not found within the scope .\n","UVM_ERROR @   4566896 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[974] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"3.spi_device_mem_parity.15078654870084231687012512048072029446989903892273470714182082070220832467697","seed":15078654870084231687012512048072029446989903892273470714182082070220832467697,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/3.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   5163319 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[985] not found within the scope .\n","UVM_ERROR @   5163319 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[985] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"4.spi_device_mem_parity.2199395857652571486531584814002342730976370510833283922451709029562776376042","seed":2199395857652571486531584814002342730976370510833283922451709029562776376042,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/4.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   5067304 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[921] not found within the scope .\n","UVM_ERROR @   5067304 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[921] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"5.spi_device_mem_parity.79136090429256370589674394510035215827229392975385258860620094718950983921892","seed":79136090429256370589674394510035215827229392975385258860620094718950983921892,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/5.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @    720715 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[934] not found within the scope .\n","UVM_ERROR @    720715 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[934] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"6.spi_device_mem_parity.26031918120691397950814109809026161597842585269688334139777999020759782597547","seed":26031918120691397950814109809026161597842585269688334139777999020759782597547,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/6.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   4148426 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[896] not found within the scope .\n","UVM_ERROR @   4148426 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[896] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"7.spi_device_mem_parity.82271266027745286374806439501426625698693855018080214205274162060024989826066","seed":82271266027745286374806439501426625698693855018080214205274162060024989826066,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/7.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @    923920 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[932] not found within the scope .\n","UVM_ERROR @    923920 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[932] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"8.spi_device_mem_parity.13709873782547196648343221880770675340814515868836049748430962833549885511846","seed":13709873782547196648343221880770675340814515868836049748430962833549885511846,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/8.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1241805 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[979] not found within the scope .\n","UVM_ERROR @   1241805 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[979] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"9.spi_device_mem_parity.96963311263073137959124655479376326844428707490804760961077700287501806370273","seed":96963311263073137959124655479376326844428707490804760961077700287501806370273,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/9.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @    967079 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[915] not found within the scope .\n","UVM_ERROR @    967079 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[915] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"10.spi_device_mem_parity.80779220898318857239673360054446529126511829897182650716473022742398840186380","seed":80779220898318857239673360054446529126511829897182650716473022742398840186380,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/10.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1131915 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[948] not found within the scope .\n","UVM_ERROR @   1131915 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[948] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"11.spi_device_mem_parity.41864331359047469843227634587337727992935205867761399985995769792666129848872","seed":41864331359047469843227634587337727992935205867761399985995769792666129848872,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/11.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   3170626 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[972] not found within the scope .\n","UVM_ERROR @   3170626 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[972] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"12.spi_device_mem_parity.71337918604112040020453098420482548029919717672275775052430010155019867415188","seed":71337918604112040020453098420482548029919717672275775052430010155019867415188,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/12.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1170205 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[951] not found within the scope .\n","UVM_ERROR @   1170205 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[951] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"13.spi_device_mem_parity.115286142254306133120475917235750484562519648243003959853399348831411521099119","seed":115286142254306133120475917235750484562519648243003959853399348831411521099119,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/13.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1422339 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[914] not found within the scope .\n","UVM_ERROR @   1422339 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[914] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"14.spi_device_mem_parity.38247535705282433553602386394050246604342670476995306099903216325140828810606","seed":38247535705282433553602386394050246604342670476995306099903216325140828810606,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/14.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @  10265311 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[938] not found within the scope .\n","UVM_ERROR @  10265311 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[938] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"15.spi_device_mem_parity.26773857617832484366742471252170122516083039756094101631977338005691444639608","seed":26773857617832484366742471252170122516083039756094101631977338005691444639608,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/15.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1331346 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[903] not found within the scope .\n","UVM_ERROR @   1331346 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[903] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"16.spi_device_mem_parity.43324961921364864077241500327240162990757320828800558234700942516424202466078","seed":43324961921364864077241500327240162990757320828800558234700942516424202466078,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/16.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   4055530 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[921] not found within the scope .\n","UVM_ERROR @   4055530 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[921] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"17.spi_device_mem_parity.42739767575689747369119821035403776819064383861852775489049974590815478422429","seed":42739767575689747369119821035403776819064383861852775489049974590815478422429,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/17.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   9106557 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[946] not found within the scope .\n","UVM_ERROR @   9106557 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[946] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"18.spi_device_mem_parity.89008039725248542282076305982926015680654833303000234197090957557298385463966","seed":89008039725248542282076305982926015680654833303000234197090957557298385463966,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/18.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1281598 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[899] not found within the scope .\n","UVM_ERROR @   1281598 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[899] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"19.spi_device_mem_parity.8085167384224742633642551582244181398048582480773814663442350231211409180240","seed":8085167384224742633642551582244181398048582480773814663442350231211409180240,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/19.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   3137260 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[976] not found within the scope .\n","UVM_ERROR @   3137260 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[976] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]}],"UVM_ERROR (spi_device_ram_cfg_vseq.sv:27) [spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (* [*] vs * [*])":[{"name":"spi_device_ram_cfg","qual_name":"0.spi_device_ram_cfg.48141181475538721989984313567317067817063354111429468578966847901042692157477","seed":48141181475538721989984313567317067817063354111429468578966847901042692157477,"line":85,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_ram_cfg/latest/run.log","log_context":["UVM_ERROR @   2017737 ps: (spi_device_ram_cfg_vseq.sv:27) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x4f1e95 [10011110001111010010101] vs 0x0 [0]) \n","UVM_ERROR @   2041737 ps: (spi_device_ram_cfg_vseq.sv:27) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0xf8bceb [111110001011110011101011] vs 0x0 [0]) \n","UVM_ERROR @   2117737 ps: (spi_device_ram_cfg_vseq.sv:27) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0xce5be [11001110010110111110] vs 0x0 [0]) \n","UVM_ERROR @   2178737 ps: (spi_device_ram_cfg_vseq.sv:27) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0xb5697a [101101010110100101111010] vs 0x0 [0]) \n"]}]}},"passed":395,"total":416,"percent":94.95192307692308}