{"block":{"name":"rom_ctrl","variant":"64kb","commit":"c0022c15b936225c09279e1354c326c9bc5c75af","commit_short":"c0022c1","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/c0022c15b936225c09279e1354c326c9bc5c75af","revision_info":"GitHub Revision: [`c0022c1`](https://github.com/lowrisc/opentitan/tree/c0022c15b936225c09279e1354c326c9bc5c75af)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-06-19T15:00:30Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/rom_ctrl_64kB/data/rom_ctrl_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"rom_ctrl_smoke":{"max_time":8.0,"sim_time":2878.869999,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"csr_hw_reset":{"tests":{"rom_ctrl_csr_hw_reset":{"max_time":7.0,"sim_time":290.045966,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"rom_ctrl_csr_rw":{"max_time":9.0,"sim_time":3993.291714,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_bit_bash":{"tests":{"rom_ctrl_csr_bit_bash":{"max_time":6.0,"sim_time":1031.245189,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"rom_ctrl_csr_aliasing":{"max_time":8.0,"sim_time":351.437914,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"rom_ctrl_csr_mem_rw_with_rand_reset":{"max_time":11.0,"sim_time":2124.5754789999996,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"rom_ctrl_csr_rw":{"max_time":9.0,"sim_time":3993.291714,"passed":5,"total":5,"percent":100.0},"rom_ctrl_csr_aliasing":{"max_time":8.0,"sim_time":351.437914,"passed":1,"total":1,"percent":100.0}},"passed":6,"total":6,"percent":100.0},"mem_walk":{"tests":{"rom_ctrl_mem_walk":{"max_time":6.0,"sim_time":1069.512496,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_partial_access":{"tests":{"rom_ctrl_mem_partial_access":{"max_time":7.0,"sim_time":1030.878759,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":17,"total":17,"percent":100.0},"V2":{"testpoints":{"max_throughput_chk":{"tests":{"rom_ctrl_max_throughput_chk":{"max_time":9.0,"sim_time":989.5749669999999,"passed":0,"total":2,"percent":0.0}},"passed":0,"total":2,"percent":0.0},"stress_all":{"tests":{"rom_ctrl_stress_all":{"max_time":35.0,"sim_time":9700.285636,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"kmac_err_chk":{"tests":{"rom_ctrl_kmac_err_chk":{"max_time":12.0,"sim_time":544.197753,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"alert_test":{"tests":{"rom_ctrl_alert_test":{"max_time":8.0,"sim_time":2781.807296,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"rom_ctrl_tl_errors":{"max_time":12.0,"sim_time":509.695199,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_illegal_access":{"tests":{"rom_ctrl_tl_errors":{"max_time":12.0,"sim_time":509.695199,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_outstanding_access":{"tests":{"rom_ctrl_csr_hw_reset":{"max_time":7.0,"sim_time":290.045966,"passed":1,"total":1,"percent":100.0},"rom_ctrl_csr_rw":{"max_time":9.0,"sim_time":3993.291714,"passed":5,"total":5,"percent":100.0},"rom_ctrl_csr_aliasing":{"max_time":8.0,"sim_time":351.437914,"passed":1,"total":1,"percent":100.0},"rom_ctrl_same_csr_outstanding":{"max_time":7.0,"sim_time":362.783142,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0},"tl_d_partial_access":{"tests":{"rom_ctrl_csr_hw_reset":{"max_time":7.0,"sim_time":290.045966,"passed":1,"total":1,"percent":100.0},"rom_ctrl_csr_rw":{"max_time":9.0,"sim_time":3993.291714,"passed":5,"total":5,"percent":100.0},"rom_ctrl_csr_aliasing":{"max_time":8.0,"sim_time":351.437914,"passed":1,"total":1,"percent":100.0},"rom_ctrl_same_csr_outstanding":{"max_time":7.0,"sim_time":362.783142,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0}},"passed":69,"total":71,"percent":97.1830985915493},"V2S":{"testpoints":{"corrupt_sig_fatal_chk":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":169.0,"sim_time":42057.569757,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"passthru_mem_tl_intg_err":{"tests":{"rom_ctrl_passthru_mem_tl_intg_err":{"max_time":31.0,"sim_time":6126.755338000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"tl_intg_err":{"tests":{"rom_ctrl_sec_cm":{"max_time":271.0,"sim_time":1092.002474,"passed":5,"total":5,"percent":100.0},"rom_ctrl_tl_intg_err":{"max_time":82.0,"sim_time":749.191188,"passed":25,"total":25,"percent":100.0}},"passed":30,"total":30,"percent":100.0},"prim_fsm_check":{"tests":{"rom_ctrl_sec_cm":{"max_time":271.0,"sim_time":1092.002474,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"prim_count_check":{"tests":{"rom_ctrl_sec_cm":{"max_time":271.0,"sim_time":1092.002474,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_checker_ctr_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":169.0,"sim_time":42057.569757,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_checker_ctrl_flow_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":169.0,"sim_time":42057.569757,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_checker_fsm_local_esc":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":169.0,"sim_time":42057.569757,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_compare_ctrl_flow_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":169.0,"sim_time":42057.569757,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_compare_ctr_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":169.0,"sim_time":42057.569757,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_compare_ctr_redun":{"tests":{"rom_ctrl_sec_cm":{"max_time":271.0,"sim_time":1092.002474,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_fsm_sparse":{"tests":{"rom_ctrl_sec_cm":{"max_time":271.0,"sim_time":1092.002474,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_mem_scramble":{"tests":{"rom_ctrl_smoke":{"max_time":8.0,"sim_time":2878.869999,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_mem_digest":{"tests":{"rom_ctrl_smoke":{"max_time":8.0,"sim_time":2878.869999,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_intersig_mubi":{"tests":{"rom_ctrl_smoke":{"max_time":8.0,"sim_time":2878.869999,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"rom_ctrl_tl_intg_err":{"max_time":82.0,"sim_time":749.191188,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"sec_cm_bus_local_esc":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":169.0,"sim_time":42057.569757,"passed":20,"total":20,"percent":100.0},"rom_ctrl_kmac_err_chk":{"max_time":12.0,"sim_time":544.197753,"passed":2,"total":2,"percent":100.0}},"passed":22,"total":22,"percent":100.0},"sec_cm_mux_mubi":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":169.0,"sim_time":42057.569757,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_mux_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":169.0,"sim_time":42057.569757,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_ctrl_redun":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":169.0,"sim_time":42057.569757,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_ctrl_mem_integrity":{"tests":{"rom_ctrl_passthru_mem_tl_intg_err":{"max_time":31.0,"sim_time":6126.755338000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_tlul_fifo_ctr_redun":{"tests":{"rom_ctrl_sec_cm":{"max_time":271.0,"sim_time":1092.002474,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0}},"passed":59,"total":59,"percent":100.0},"V3":{"testpoints":{"stress_all_with_rand_reset":{"tests":{"rom_ctrl_stress_all_with_rand_reset":{"max_time":132.0,"sim_time":10645.904569,"passed":15,"total":20,"percent":75.0}},"passed":15,"total":20,"percent":75.0}},"passed":15,"total":20,"percent":75.0}},"coverage":{"code":{"block":96.76,"line_statement":97.24,"branch":94.09,"condition_expression":null,"toggle":84.7,"fsm":100.0},"assertion":97.67,"functional":99.06},"cov_report_page":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (rom_ctrl_throughput_vseq.sv:52) [rom_ctrl_throughput_vseq] Check failed num_cycles == num_mem_reads + * (* [*] vs * [*])":[{"name":"rom_ctrl_max_throughput_chk","qual_name":"0.rom_ctrl_max_throughput_chk.70697747982699058818455556497131172881859050718476224525968926019810492153418","seed":70697747982699058818455556497131172881859050718476224525968926019810492153418,"line":88,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/0.rom_ctrl_max_throughput_chk/latest/run.log","log_context":["UVM_INFO @ 1654754250 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_max_throughput_chk","qual_name":"1.rom_ctrl_max_throughput_chk.87351925061125991942273190497707699981414969427625293462321843904159328707449","seed":87351925061125991942273190497707699981414969427625293462321843904159328707449,"line":88,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/1.rom_ctrl_max_throughput_chk/latest/run.log","log_context":["UVM_INFO @ 989574967 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_scoreboard.sv:354) scoreboard [scoreboard] alert fatal did not trigger max_delay:*":[{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"1.rom_ctrl_stress_all_with_rand_reset.97336288797412584761090513116563948889859901006308154915179761386221472910042","seed":97336288797412584761090513116563948889859901006308154915179761386221472910042,"line":94,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/1.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 998672864 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"14.rom_ctrl_stress_all_with_rand_reset.63961026121714532119730164446927038986807983397578184246942219884888903524848","seed":63961026121714532119730164446927038986807983397578184246942219884888903524848,"line":92,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/14.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 417077915 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"19.rom_ctrl_stress_all_with_rand_reset.85504676763024202556558084597344221094366627648479394623749238936166316796356","seed":85504676763024202556558084597344221094366627648479394623749238936166316796356,"line":90,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/19.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 195686784 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_scoreboard.sv:255) scoreboard [scoreboard] alert fatal has unexpected timeout error":[{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"4.rom_ctrl_stress_all_with_rand_reset.16115805813569402625819033815380313626769924694094185182629573274367536345118","seed":16115805813569402625819033815380313626769924694094185182629573274367536345118,"line":91,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/4.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 282582718 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (rom_ctrl_scoreboard.sv:235) [scoreboard] Check failed item.d_data[i**+:*] == exp_data[i**+:*] (* [*] vs * [*]) TLUL ROM read data incorrect":[{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"18.rom_ctrl_stress_all_with_rand_reset.95021320070674416843117371442758616150391619825120514193082970428335363364590","seed":95021320070674416843117371442758616150391619825120514193082970428335363364590,"line":115,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/18.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 1929505881 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":149,"total":156,"percent":95.51282051282051}