{"block":{"name":"dma","variant":null,"commit":"9b639d2bc3321697d040cde7b4aea812807d96ab","commit_short":"9b639d2","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/9b639d2bc3321697d040cde7b4aea812807d96ab","revision_info":"GitHub Revision: [`9b639d2`](https://github.com/lowrisc/opentitan/tree/9b639d2bc3321697d040cde7b4aea812807d96ab)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-06-26T15:00:32Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/dma/data/dma_testplan.html","stages":{"V1":{"testpoints":{"dma_memory_smoke":{"tests":{"dma_memory_smoke":{"max_time":8.0,"sim_time":1285.739187,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"dma_handshake_smoke":{"tests":{"dma_handshake_smoke":{"max_time":8.0,"sim_time":1661.316004,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"dma_generic_smoke":{"tests":{"dma_generic_smoke":{"max_time":8.0,"sim_time":519.2023350000001,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"csr_hw_reset":{"tests":{"dma_csr_hw_reset":{"max_time":2.0,"sim_time":39.182693,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"dma_csr_rw":{"max_time":2.0,"sim_time":73.82462799999999,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_bit_bash":{"tests":{"dma_csr_bit_bash":{"max_time":18.0,"sim_time":3830.810446,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"dma_csr_aliasing":{"max_time":5.0,"sim_time":2449.2552259999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"dma_csr_mem_rw_with_rand_reset":{"max_time":2.0,"sim_time":39.844408,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"dma_csr_rw":{"max_time":2.0,"sim_time":73.82462799999999,"passed":5,"total":5,"percent":100.0},"dma_csr_aliasing":{"max_time":5.0,"sim_time":2449.2552259999998,"passed":1,"total":1,"percent":100.0}},"passed":6,"total":6,"percent":100.0}},"passed":113,"total":113,"percent":100.0},"V2":{"testpoints":{"dma_memory_region_lock":{"tests":{"dma_memory_region_lock":{"max_time":81.0,"sim_time":4925.140257,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"dma_memory_tl_error":{"tests":{"dma_memory_stress":{"max_time":834.0,"sim_time":55960.983107,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_handshake_tl_error":{"tests":{"dma_handshake_stress":{"max_time":1177.0,"sim_time":288775.796329,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_handshake_stress":{"tests":{"dma_handshake_stress":{"max_time":1177.0,"sim_time":288775.796329,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_memory_stress":{"tests":{"dma_memory_stress":{"max_time":834.0,"sim_time":55960.983107,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_generic_stress":{"tests":{"dma_generic_stress":{"max_time":1103.0,"sim_time":199628.2123,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"dma_handshake_mem_buffer_overflow":{"tests":{"dma_handshake_stress":{"max_time":1177.0,"sim_time":288775.796329,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_abort":{"tests":{"dma_abort":{"max_time":9.0,"sim_time":455.977692,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"dma_stress_all":{"tests":{"dma_stress_all":{"max_time":223.0,"sim_time":56255.323034999994,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"alert_test":{"tests":{"dma_alert_test":{"max_time":2.0,"sim_time":30.699597,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"intr_test":{"tests":{"dma_intr_test":{"max_time":2.0,"sim_time":15.670888000000001,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"dma_tl_errors":{"max_time":4.0,"sim_time":198.04347099999998,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_illegal_access":{"tests":{"dma_tl_errors":{"max_time":4.0,"sim_time":198.04347099999998,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_outstanding_access":{"tests":{"dma_csr_hw_reset":{"max_time":2.0,"sim_time":39.182693,"passed":1,"total":1,"percent":100.0},"dma_csr_rw":{"max_time":2.0,"sim_time":73.82462799999999,"passed":5,"total":5,"percent":100.0},"dma_csr_aliasing":{"max_time":5.0,"sim_time":2449.2552259999998,"passed":1,"total":1,"percent":100.0},"dma_same_csr_outstanding":{"max_time":3.0,"sim_time":114.29142,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0},"tl_d_partial_access":{"tests":{"dma_csr_hw_reset":{"max_time":2.0,"sim_time":39.182693,"passed":1,"total":1,"percent":100.0},"dma_csr_rw":{"max_time":2.0,"sim_time":73.82462799999999,"passed":5,"total":5,"percent":100.0},"dma_csr_aliasing":{"max_time":5.0,"sim_time":2449.2552259999998,"passed":1,"total":1,"percent":100.0},"dma_same_csr_outstanding":{"max_time":3.0,"sim_time":114.29142,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0}},"passed":81,"total":81,"percent":100.0},"V2S":{"testpoints":{"dma_illegal_addr_range":{"tests":{"dma_mem_enabled":{"max_time":29.0,"sim_time":242.500097,"passed":5,"total":5,"percent":100.0},"dma_generic_stress":{"max_time":1103.0,"sim_time":199628.2123,"passed":5,"total":5,"percent":100.0},"dma_handshake_stress":{"max_time":1177.0,"sim_time":288775.796329,"passed":3,"total":3,"percent":100.0}},"passed":13,"total":13,"percent":100.0},"dma_config_lock":{"tests":{"dma_config_lock":{"max_time":11.0,"sim_time":1795.77174,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"tl_intg_err":{"tests":{"dma_tl_intg_err":{"max_time":5.0,"sim_time":860.833446,"passed":25,"total":25,"percent":100.0},"dma_sec_cm":{"max_time":2.0,"sim_time":30.99769,"passed":5,"total":5,"percent":100.0}},"passed":30,"total":30,"percent":100.0}},"passed":58,"total":58,"percent":100.0},"unmapped":{"testpoints":{"Unmapped":{"tests":{"dma_short_transfer":{"max_time":185.0,"sim_time":200000.0,"passed":24,"total":25,"percent":96.0},"dma_longer_transfer":{"max_time":182.0,"sim_time":9457.851932,"passed":5,"total":5,"percent":100.0},"dma_stress_all_with_rand_reset":{"max_time":8.0,"sim_time":374.130768,"passed":0,"total":1,"percent":0.0}},"passed":29,"total":31,"percent":93.54838709677419}},"passed":29,"total":31,"percent":93.54838709677419}},"coverage":{"code":{"block":97.38,"line_statement":96.89,"branch":95.83,"condition_expression":null,"toggle":77.37,"fsm":92.96},"assertion":96.61,"functional":79.49},"cov_report_page":"/nightly/current_run/scratch/master/dma-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR @ *ps: (cip_base_vseq.sv:1287) [dma_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"dma_stress_all_with_rand_reset","qual_name":"0.dma_stress_all_with_rand_reset.61488709271281445571878746402004625703016559268988112304446406136733796104965","seed":61488709271281445571878746402004625703016559268988112304446406136733796104965,"line":97,"log_path":"/nightly/current_run/scratch/master/dma-sim-xcelium/0.dma_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @  374130768ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ *ps: (uvm_phase.svh:1521) [PH_TIMEOUT] Explicit timeout of *ps hit, indicating a probable testbench issue":[{"name":"dma_short_transfer","qual_name":"16.dma_short_transfer.41537780865375254541284193604615607558959463059858937520640620948944698820912","seed":41537780865375254541284193604615607558959463059858937520640620948944698820912,"line":2477,"log_path":"/nightly/current_run/scratch/master/dma-sim-xcelium/16.dma_short_transfer/latest/run.log","log_context":["UVM_INFO @ 200000000000ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":266,"total":268,"percent":99.25373134328358}