{"block":{"name":"rom_ctrl","variant":"32kb","commit":"58f8fdd5396817b775d2c69af9a6322ac7a84e5a","commit_short":"58f8fdd","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/58f8fdd5396817b775d2c69af9a6322ac7a84e5a","revision_info":"GitHub Revision: [`58f8fdd`](https://github.com/lowrisc/opentitan/tree/58f8fdd5396817b775d2c69af9a6322ac7a84e5a)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-07-10T15:00:28Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/rom_ctrl_32kB/data/rom_ctrl_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"rom_ctrl_smoke":{"max_time":5.0,"sim_time":173.297583,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"csr_hw_reset":{"tests":{"rom_ctrl_csr_hw_reset":{"max_time":5.0,"sim_time":131.108744,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"rom_ctrl_csr_rw":{"max_time":4.0,"sim_time":127.725377,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_bit_bash":{"tests":{"rom_ctrl_csr_bit_bash":{"max_time":4.0,"sim_time":290.81775,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"rom_ctrl_csr_aliasing":{"max_time":3.0,"sim_time":768.662205,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"rom_ctrl_csr_mem_rw_with_rand_reset":{"max_time":5.0,"sim_time":175.949611,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"rom_ctrl_csr_rw":{"max_time":4.0,"sim_time":127.725377,"passed":5,"total":5,"percent":100.0},"rom_ctrl_csr_aliasing":{"max_time":3.0,"sim_time":768.662205,"passed":1,"total":1,"percent":100.0}},"passed":6,"total":6,"percent":100.0},"mem_walk":{"tests":{"rom_ctrl_mem_walk":{"max_time":3.0,"sim_time":130.447245,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_partial_access":{"tests":{"rom_ctrl_mem_partial_access":{"max_time":4.0,"sim_time":606.7353830000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":17,"total":17,"percent":100.0},"V2":{"testpoints":{"max_throughput_chk":{"tests":{"rom_ctrl_max_throughput_chk":{"max_time":4.0,"sim_time":125.911784,"passed":0,"total":2,"percent":0.0}},"passed":0,"total":2,"percent":0.0},"stress_all":{"tests":{"rom_ctrl_stress_all":{"max_time":18.0,"sim_time":590.653508,"passed":19,"total":20,"percent":95.0}},"passed":19,"total":20,"percent":95.0},"kmac_err_chk":{"tests":{"rom_ctrl_kmac_err_chk":{"max_time":7.0,"sim_time":225.575363,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"alert_test":{"tests":{"rom_ctrl_alert_test":{"max_time":5.0,"sim_time":1090.916617,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"rom_ctrl_tl_errors":{"max_time":9.0,"sim_time":1798.081654,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_illegal_access":{"tests":{"rom_ctrl_tl_errors":{"max_time":9.0,"sim_time":1798.081654,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_outstanding_access":{"tests":{"rom_ctrl_csr_hw_reset":{"max_time":5.0,"sim_time":131.108744,"passed":1,"total":1,"percent":100.0},"rom_ctrl_csr_rw":{"max_time":4.0,"sim_time":127.725377,"passed":5,"total":5,"percent":100.0},"rom_ctrl_csr_aliasing":{"max_time":3.0,"sim_time":768.662205,"passed":1,"total":1,"percent":100.0},"rom_ctrl_same_csr_outstanding":{"max_time":4.0,"sim_time":385.100915,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0},"tl_d_partial_access":{"tests":{"rom_ctrl_csr_hw_reset":{"max_time":5.0,"sim_time":131.108744,"passed":1,"total":1,"percent":100.0},"rom_ctrl_csr_rw":{"max_time":4.0,"sim_time":127.725377,"passed":5,"total":5,"percent":100.0},"rom_ctrl_csr_aliasing":{"max_time":3.0,"sim_time":768.662205,"passed":1,"total":1,"percent":100.0},"rom_ctrl_same_csr_outstanding":{"max_time":4.0,"sim_time":385.100915,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0}},"passed":68,"total":71,"percent":95.77464788732394},"V2S":{"testpoints":{"corrupt_sig_fatal_chk":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":68.0,"sim_time":12394.849748,"passed":16,"total":20,"percent":80.0}},"passed":16,"total":20,"percent":80.0},"passthru_mem_tl_intg_err":{"tests":{"rom_ctrl_passthru_mem_tl_intg_err":{"max_time":18.0,"sim_time":1659.247253,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"tl_intg_err":{"tests":{"rom_ctrl_sec_cm":{"max_time":147.0,"sim_time":1619.6062279999999,"passed":5,"total":5,"percent":100.0},"rom_ctrl_tl_intg_err":{"max_time":42.0,"sim_time":464.512267,"passed":25,"total":25,"percent":100.0}},"passed":30,"total":30,"percent":100.0},"prim_fsm_check":{"tests":{"rom_ctrl_sec_cm":{"max_time":147.0,"sim_time":1619.6062279999999,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"prim_count_check":{"tests":{"rom_ctrl_sec_cm":{"max_time":147.0,"sim_time":1619.6062279999999,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_checker_ctr_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":68.0,"sim_time":12394.849748,"passed":16,"total":20,"percent":80.0}},"passed":16,"total":20,"percent":80.0},"sec_cm_checker_ctrl_flow_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":68.0,"sim_time":12394.849748,"passed":16,"total":20,"percent":80.0}},"passed":16,"total":20,"percent":80.0},"sec_cm_checker_fsm_local_esc":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":68.0,"sim_time":12394.849748,"passed":16,"total":20,"percent":80.0}},"passed":16,"total":20,"percent":80.0},"sec_cm_compare_ctrl_flow_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":68.0,"sim_time":12394.849748,"passed":16,"total":20,"percent":80.0}},"passed":16,"total":20,"percent":80.0},"sec_cm_compare_ctr_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":68.0,"sim_time":12394.849748,"passed":16,"total":20,"percent":80.0}},"passed":16,"total":20,"percent":80.0},"sec_cm_compare_ctr_redun":{"tests":{"rom_ctrl_sec_cm":{"max_time":147.0,"sim_time":1619.6062279999999,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_fsm_sparse":{"tests":{"rom_ctrl_sec_cm":{"max_time":147.0,"sim_time":1619.6062279999999,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_mem_scramble":{"tests":{"rom_ctrl_smoke":{"max_time":5.0,"sim_time":173.297583,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_mem_digest":{"tests":{"rom_ctrl_smoke":{"max_time":5.0,"sim_time":173.297583,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_intersig_mubi":{"tests":{"rom_ctrl_smoke":{"max_time":5.0,"sim_time":173.297583,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"rom_ctrl_tl_intg_err":{"max_time":42.0,"sim_time":464.512267,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"sec_cm_bus_local_esc":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":68.0,"sim_time":12394.849748,"passed":16,"total":20,"percent":80.0},"rom_ctrl_kmac_err_chk":{"max_time":7.0,"sim_time":225.575363,"passed":2,"total":2,"percent":100.0}},"passed":18,"total":22,"percent":81.81818181818181},"sec_cm_mux_mubi":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":68.0,"sim_time":12394.849748,"passed":16,"total":20,"percent":80.0}},"passed":16,"total":20,"percent":80.0},"sec_cm_mux_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":68.0,"sim_time":12394.849748,"passed":16,"total":20,"percent":80.0}},"passed":16,"total":20,"percent":80.0},"sec_cm_ctrl_redun":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":68.0,"sim_time":12394.849748,"passed":16,"total":20,"percent":80.0}},"passed":16,"total":20,"percent":80.0},"sec_cm_ctrl_mem_integrity":{"tests":{"rom_ctrl_passthru_mem_tl_intg_err":{"max_time":18.0,"sim_time":1659.247253,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_tlul_fifo_ctr_redun":{"tests":{"rom_ctrl_sec_cm":{"max_time":147.0,"sim_time":1619.6062279999999,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0}},"passed":55,"total":59,"percent":93.22033898305085},"V3":{"testpoints":{"stress_all_with_rand_reset":{"tests":{"rom_ctrl_stress_all_with_rand_reset":{"max_time":120.0,"sim_time":5375.597172000001,"passed":15,"total":20,"percent":75.0}},"passed":15,"total":20,"percent":75.0}},"passed":15,"total":20,"percent":75.0}},"coverage":{"code":{"block":96.76,"line_statement":97.24,"branch":94.09,"condition_expression":null,"toggle":84.66,"fsm":100.0},"assertion":97.67,"functional":99.06},"cov_report_page":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (rom_ctrl_throughput_vseq.sv:52) [rom_ctrl_throughput_vseq] Check failed num_cycles == num_mem_reads + * (* [*] vs * [*])":[{"name":"rom_ctrl_max_throughput_chk","qual_name":"0.rom_ctrl_max_throughput_chk.80974323749014361673527560469360542334894912989417740711580791731562103534546","seed":80974323749014361673527560469360542334894912989417740711580791731562103534546,"line":88,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/0.rom_ctrl_max_throughput_chk/latest/run.log","log_context":["UVM_INFO @ 363088013 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_max_throughput_chk","qual_name":"1.rom_ctrl_max_throughput_chk.27660769862093713106047535115810422210756322666584008319664877725981405946028","seed":27660769862093713106047535115810422210756322666584008319664877725981405946028,"line":88,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/1.rom_ctrl_max_throughput_chk/latest/run.log","log_context":["UVM_INFO @ 125911784 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (rom_ctrl_corrupt_sig_fatal_chk_vseq.sv:149) [rom_ctrl_corrupt_sig_fatal_chk_vseq] Check failed (cfg.rom_ctrl_vif.pwrmgr_data.done != MuBi4True)":[{"name":"rom_ctrl_corrupt_sig_fatal_chk","qual_name":"0.rom_ctrl_corrupt_sig_fatal_chk.71623037178895131226825251655308782658747116122287501075977835048630585712853","seed":71623037178895131226825251655308782658747116122287501075977835048630585712853,"line":89,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/0.rom_ctrl_corrupt_sig_fatal_chk/latest/run.log","log_context":["UVM_INFO @ 1518674009 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_corrupt_sig_fatal_chk","qual_name":"5.rom_ctrl_corrupt_sig_fatal_chk.49426595290342100856268283082224247767217792809959822897362483439827630529603","seed":49426595290342100856268283082224247767217792809959822897362483439827630529603,"line":99,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/5.rom_ctrl_corrupt_sig_fatal_chk/latest/run.log","log_context":["UVM_INFO @ 2968216711 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_corrupt_sig_fatal_chk","qual_name":"6.rom_ctrl_corrupt_sig_fatal_chk.44817861358216142882212048042026961145439469098313848036896739082581626334436","seed":44817861358216142882212048042026961145439469098313848036896739082581626334436,"line":97,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/6.rom_ctrl_corrupt_sig_fatal_chk/latest/run.log","log_context":["UVM_INFO @ 3429250785 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_corrupt_sig_fatal_chk","qual_name":"7.rom_ctrl_corrupt_sig_fatal_chk.71513229568759615213032343845371866497169500248976390374693809889963321324437","seed":71513229568759615213032343845371866497169500248976390374693809889963321324437,"line":87,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/7.rom_ctrl_corrupt_sig_fatal_chk/latest/run.log","log_context":["UVM_INFO @ 412579048 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (rom_ctrl_scoreboard.sv:235) [scoreboard] Check failed item.d_data[i**+:*] == exp_data[i**+:*] (* [*] vs * [*]) TLUL ROM read data incorrect":[{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"3.rom_ctrl_stress_all_with_rand_reset.69562700959799460778924651293305435684904248447025800987402443488588194788106","seed":69562700959799460778924651293305435684904248447025800987402443488588194788106,"line":96,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/3.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 271797522 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"15.rom_ctrl_stress_all_with_rand_reset.22749966737031806677366495166337577044315766294285257609456478821798439667218","seed":22749966737031806677366495166337577044315766294285257609456478821798439667218,"line":126,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/15.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 1172905878 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_scoreboard.sv:354) scoreboard [scoreboard] alert fatal did not trigger max_delay:*":[{"name":"rom_ctrl_stress_all","qual_name":"12.rom_ctrl_stress_all.37796357475795558321402854374118098117058171787110376094601889219598359378050","seed":37796357475795558321402854374118098117058171787110376094601889219598359378050,"line":87,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/12.rom_ctrl_stress_all/latest/run.log","log_context":["UVM_INFO @ 260321859 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"12.rom_ctrl_stress_all_with_rand_reset.12399125913620875930948001107091454740558686326035362008922549555328757397631","seed":12399125913620875930948001107091454740558686326035362008922549555328757397631,"line":91,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/12.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 973809105 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"16.rom_ctrl_stress_all_with_rand_reset.109669256229568168352930566218907397654788689437952455682081162658301046750686","seed":109669256229568168352930566218907397654788689437952455682081162658301046750686,"line":91,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/16.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 541052273 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"19.rom_ctrl_stress_all_with_rand_reset.84278203243344056798617907564615525117123383883831753502638447950456852639435","seed":84278203243344056798617907564615525117123383883831753502638447950456852639435,"line":97,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_32kB-sim-xcelium/19.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 1191685401 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":144,"total":156,"percent":92.3076923076923}