{"block":{"name":"sram_ctrl","variant":"ret","commit":"df7ce05954e25778a579335f3b268759bd3691f4","commit_short":"df7ce05","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/df7ce05954e25778a579335f3b268759bd3691f4","revision_info":"GitHub Revision: [`df7ce05`](https://github.com/lowrisc/opentitan/tree/df7ce05954e25778a579335f3b268759bd3691f4)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-07-17T15:00:31Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/sram_ctrl_ret/data/sram_ctrl_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"sram_ctrl_smoke":{"max_time":3.0,"sim_time":292.136425,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"csr_hw_reset":{"tests":{"sram_ctrl_csr_hw_reset":{"max_time":1.0,"sim_time":22.098273000000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"sram_ctrl_csr_rw":{"max_time":1.0,"sim_time":14.306093,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_bit_bash":{"tests":{"sram_ctrl_csr_bit_bash":{"max_time":4.0,"sim_time":378.98006300000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"sram_ctrl_csr_aliasing":{"max_time":2.0,"sim_time":44.576860999999994,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"sram_ctrl_csr_mem_rw_with_rand_reset":{"max_time":3.0,"sim_time":79.342785,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"sram_ctrl_csr_rw":{"max_time":1.0,"sim_time":14.306093,"passed":5,"total":5,"percent":100.0},"sram_ctrl_csr_aliasing":{"max_time":2.0,"sim_time":44.576860999999994,"passed":1,"total":1,"percent":100.0}},"passed":6,"total":6,"percent":100.0},"mem_walk":{"tests":{"sram_ctrl_mem_walk":{"max_time":13.0,"sim_time":1138.64663,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"mem_partial_access":{"tests":{"sram_ctrl_mem_partial_access":{"max_time":6.0,"sim_time":973.054025,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0}},"passed":37,"total":37,"percent":100.0},"V2":{"testpoints":{"multiple_keys":{"tests":{"sram_ctrl_multiple_keys":{"max_time":17.0,"sim_time":994.22957,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"stress_pipeline":{"tests":{"sram_ctrl_stress_pipeline":{"max_time":252.0,"sim_time":4434.348835,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"bijection":{"tests":{"sram_ctrl_bijection":{"max_time":10.0,"sim_time":1150.0874950000002,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"access_during_key_req":{"tests":{"sram_ctrl_access_during_key_req":{"max_time":24.0,"sim_time":2814.656266,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"lc_escalation":{"tests":{"sram_ctrl_lc_escalation":{"max_time":9.0,"sim_time":2829.57566,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"executable":{"tests":{"sram_ctrl_executable":{"max_time":13.0,"sim_time":1523.887749,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"partial_access":{"tests":{"sram_ctrl_partial_access":{"max_time":2.0,"sim_time":91.199378,"passed":8,"total":8,"percent":100.0},"sram_ctrl_partial_access_b2b":{"max_time":367.0,"sim_time":233061.332183,"passed":8,"total":8,"percent":100.0}},"passed":16,"total":16,"percent":100.0},"max_throughput":{"tests":{"sram_ctrl_max_throughput":{"max_time":2.0,"sim_time":26.275938999999997,"passed":0,"total":8,"percent":0.0},"sram_ctrl_throughput_w_partial_write":{"max_time":2.0,"sim_time":106.748807,"passed":0,"total":8,"percent":0.0},"sram_ctrl_throughput_w_readback":{"max_time":2.0,"sim_time":287.18086,"passed":0,"total":8,"percent":0.0}},"passed":0,"total":24,"percent":0.0},"regwen":{"tests":{"sram_ctrl_regwen":{"max_time":15.0,"sim_time":2294.5404019999996,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"ram_cfg":{"tests":{"sram_ctrl_ram_cfg":{"max_time":2.0,"sim_time":75.681139,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"stress_all":{"tests":{"sram_ctrl_stress_all":{"max_time":57.0,"sim_time":8345.834159,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"alert_test":{"tests":{"sram_ctrl_alert_test":{"max_time":2.0,"sim_time":14.497114,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"sram_ctrl_tl_errors":{"max_time":6.0,"sim_time":562.928232,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_illegal_access":{"tests":{"sram_ctrl_tl_errors":{"max_time":6.0,"sim_time":562.928232,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_outstanding_access":{"tests":{"sram_ctrl_csr_hw_reset":{"max_time":1.0,"sim_time":22.098273000000002,"passed":1,"total":1,"percent":100.0},"sram_ctrl_csr_rw":{"max_time":1.0,"sim_time":14.306093,"passed":5,"total":5,"percent":100.0},"sram_ctrl_csr_aliasing":{"max_time":2.0,"sim_time":44.576860999999994,"passed":1,"total":1,"percent":100.0},"sram_ctrl_same_csr_outstanding":{"max_time":2.0,"sim_time":41.354623,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0},"tl_d_partial_access":{"tests":{"sram_ctrl_csr_hw_reset":{"max_time":1.0,"sim_time":22.098273000000002,"passed":1,"total":1,"percent":100.0},"sram_ctrl_csr_rw":{"max_time":1.0,"sim_time":14.306093,"passed":5,"total":5,"percent":100.0},"sram_ctrl_csr_aliasing":{"max_time":2.0,"sim_time":44.576860999999994,"passed":1,"total":1,"percent":100.0},"sram_ctrl_same_csr_outstanding":{"max_time":2.0,"sim_time":41.354623,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0}},"passed":135,"total":159,"percent":84.90566037735849},"V2S":{"testpoints":{"passthru_mem_tl_intg_err":{"tests":{"sram_ctrl_passthru_mem_tl_intg_err":{"max_time":5.0,"sim_time":1616.69225,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"tl_intg_err":{"tests":{"sram_ctrl_sec_cm":{"max_time":4.0,"sim_time":1980.994287,"passed":5,"total":5,"percent":100.0},"sram_ctrl_tl_intg_err":{"max_time":3.0,"sim_time":204.523251,"passed":25,"total":25,"percent":100.0}},"passed":30,"total":30,"percent":100.0},"prim_count_check":{"tests":{"sram_ctrl_sec_cm":{"max_time":4.0,"sim_time":1980.994287,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"sram_ctrl_tl_intg_err":{"max_time":3.0,"sim_time":204.523251,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"sec_cm_ctrl_config_regwen":{"tests":{"sram_ctrl_regwen":{"max_time":15.0,"sim_time":2294.5404019999996,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_readback_config_regwen":{"tests":{"sram_ctrl_regwen":{"max_time":15.0,"sim_time":2294.5404019999996,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_exec_config_regwen":{"tests":{"sram_ctrl_csr_rw":{"max_time":1.0,"sim_time":14.306093,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_exec_config_mubi":{"tests":{"sram_ctrl_executable":{"max_time":13.0,"sim_time":1523.887749,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_exec_intersig_mubi":{"tests":{"sram_ctrl_executable":{"max_time":13.0,"sim_time":1523.887749,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_lc_hw_debug_en_intersig_mubi":{"tests":{"sram_ctrl_executable":{"max_time":13.0,"sim_time":1523.887749,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_lc_escalate_en_intersig_mubi":{"tests":{"sram_ctrl_lc_escalation":{"max_time":9.0,"sim_time":2829.57566,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_prim_ram_ctrl_mubi":{"tests":{"sram_ctrl_mubi_enc_err":{"max_time":2.0,"sim_time":78.49939,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_mem_integrity":{"tests":{"sram_ctrl_passthru_mem_tl_intg_err":{"max_time":5.0,"sim_time":1616.69225,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_mem_readback":{"tests":{"sram_ctrl_readback_err":{"max_time":2.0,"sim_time":96.92640399999999,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_mem_scramble":{"tests":{"sram_ctrl_smoke":{"max_time":3.0,"sim_time":292.136425,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_addr_scramble":{"tests":{"sram_ctrl_smoke":{"max_time":3.0,"sim_time":292.136425,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_instr_bus_lc_gated":{"tests":{"sram_ctrl_executable":{"max_time":13.0,"sim_time":1523.887749,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_ram_tl_lc_gate_fsm_sparse":{"tests":{"sram_ctrl_sec_cm":{"max_time":4.0,"sim_time":1980.994287,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_key_global_esc":{"tests":{"sram_ctrl_lc_escalation":{"max_time":9.0,"sim_time":2829.57566,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_key_local_esc":{"tests":{"sram_ctrl_sec_cm":{"max_time":4.0,"sim_time":1980.994287,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_init_ctr_redun":{"tests":{"sram_ctrl_sec_cm":{"max_time":4.0,"sim_time":1980.994287,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_scramble_key_sideload":{"tests":{"sram_ctrl_smoke":{"max_time":3.0,"sim_time":292.136425,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_tlul_fifo_ctr_redun":{"tests":{"sram_ctrl_sec_cm":{"max_time":4.0,"sim_time":1980.994287,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0}},"passed":88,"total":88,"percent":100.0},"V3":{"testpoints":{"stress_all_with_rand_reset":{"tests":{"sram_ctrl_stress_all_with_rand_reset":{"max_time":79.0,"sim_time":1884.291524,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0}},"coverage":{"code":{"block":94.03,"line_statement":95.21,"branch":89.83,"condition_expression":null,"toggle":78.32,"fsm":66.67},"assertion":98.08,"functional":96.8},"cov_report_page":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (sram_ctrl_throughput_vseq.sv:66) [sram_ctrl_throughput_vseq] Check failed num_cycles == num_ops + * + num_partial_write * * (* [*] vs * [*])":[{"name":"sram_ctrl_max_throughput","qual_name":"0.sram_ctrl_max_throughput.43775236962493822754572857438261817270464988261490350685833255425625098376901","seed":43775236962493822754572857438261817270464988261490350685833255425625098376901,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/0.sram_ctrl_max_throughput/latest/run.log","log_context":["UVM_INFO @  26275939 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_partial_write","qual_name":"0.sram_ctrl_throughput_w_partial_write.110338855950471800362707451332701222897602716956785095783474225834588302293157","seed":110338855950471800362707451332701222897602716956785095783474225834588302293157,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/0.sram_ctrl_throughput_w_partial_write/latest/run.log","log_context":["UVM_INFO @ 106748807 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_max_throughput","qual_name":"1.sram_ctrl_max_throughput.57939536229977297251249756578345658314271609709868186150438521954957809650463","seed":57939536229977297251249756578345658314271609709868186150438521954957809650463,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/1.sram_ctrl_max_throughput/latest/run.log","log_context":["UVM_INFO @  25410252 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_partial_write","qual_name":"1.sram_ctrl_throughput_w_partial_write.48369034170310275641157146093005018761369586046367959961832834153534811544530","seed":48369034170310275641157146093005018761369586046367959961832834153534811544530,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/1.sram_ctrl_throughput_w_partial_write/latest/run.log","log_context":["UVM_INFO @  38098123 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_max_throughput","qual_name":"2.sram_ctrl_max_throughput.97552812737398828817789955034200760794981756155190051996052852933885264156035","seed":97552812737398828817789955034200760794981756155190051996052852933885264156035,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/2.sram_ctrl_max_throughput/latest/run.log","log_context":["UVM_INFO @  33183341 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_partial_write","qual_name":"2.sram_ctrl_throughput_w_partial_write.82929225011145828697738298894855799198084819348990017190140099632809273334248","seed":82929225011145828697738298894855799198084819348990017190140099632809273334248,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/2.sram_ctrl_throughput_w_partial_write/latest/run.log","log_context":["UVM_INFO @  63878790 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_max_throughput","qual_name":"3.sram_ctrl_max_throughput.90349645138205447051395346796915573388125174913396846346809394093379636403930","seed":90349645138205447051395346796915573388125174913396846346809394093379636403930,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/3.sram_ctrl_max_throughput/latest/run.log","log_context":["UVM_INFO @  52048143 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_partial_write","qual_name":"3.sram_ctrl_throughput_w_partial_write.40812166736323768157225409970516440349264731223412313562883321288336302036304","seed":40812166736323768157225409970516440349264731223412313562883321288336302036304,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/3.sram_ctrl_throughput_w_partial_write/latest/run.log","log_context":["UVM_INFO @  44874631 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_max_throughput","qual_name":"4.sram_ctrl_max_throughput.109047203224428612213901184479570301232891082113074996341513947074779670722752","seed":109047203224428612213901184479570301232891082113074996341513947074779670722752,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/4.sram_ctrl_max_throughput/latest/run.log","log_context":["UVM_INFO @  53705330 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_partial_write","qual_name":"4.sram_ctrl_throughput_w_partial_write.100277197608080202600097626367854578167360655371540180000075064945200076534102","seed":100277197608080202600097626367854578167360655371540180000075064945200076534102,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/4.sram_ctrl_throughput_w_partial_write/latest/run.log","log_context":["UVM_INFO @  25467856 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_max_throughput","qual_name":"5.sram_ctrl_max_throughput.51645305744994177986031119980430807236199607579956899330885123767343778870685","seed":51645305744994177986031119980430807236199607579956899330885123767343778870685,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/5.sram_ctrl_max_throughput/latest/run.log","log_context":["UVM_INFO @ 278324703 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_partial_write","qual_name":"5.sram_ctrl_throughput_w_partial_write.5687938309094522880875958138544127597573633290586017121075113420542980122599","seed":5687938309094522880875958138544127597573633290586017121075113420542980122599,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/5.sram_ctrl_throughput_w_partial_write/latest/run.log","log_context":["UVM_INFO @  50219675 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_max_throughput","qual_name":"6.sram_ctrl_max_throughput.70082224286046135357374466446600487777867062191497310202725839697906669970677","seed":70082224286046135357374466446600487777867062191497310202725839697906669970677,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/6.sram_ctrl_max_throughput/latest/run.log","log_context":["UVM_INFO @ 135765627 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_partial_write","qual_name":"6.sram_ctrl_throughput_w_partial_write.107104497386109838517128508326077632597712044100050680876956470821941425710242","seed":107104497386109838517128508326077632597712044100050680876956470821941425710242,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/6.sram_ctrl_throughput_w_partial_write/latest/run.log","log_context":["UVM_INFO @  55811251 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_max_throughput","qual_name":"7.sram_ctrl_max_throughput.54619596004728091088804639081792384576734232290163714928510485023399005000089","seed":54619596004728091088804639081792384576734232290163714928510485023399005000089,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/7.sram_ctrl_max_throughput/latest/run.log","log_context":["UVM_INFO @  77618896 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_partial_write","qual_name":"7.sram_ctrl_throughput_w_partial_write.50877282856798703469217593492716976727973385867720074695949855487706751029070","seed":50877282856798703469217593492716976727973385867720074695949855487706751029070,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/7.sram_ctrl_throughput_w_partial_write/latest/run.log","log_context":["UVM_INFO @ 130784176 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (sram_ctrl_throughput_vseq.sv:64) [sram_ctrl_throughput_vseq] Check failed num_cycles == num_writes * * + num_reads * * - last_was_write (* [*] vs * [*])":[{"name":"sram_ctrl_throughput_w_readback","qual_name":"0.sram_ctrl_throughput_w_readback.16784185671998884126954735932716960404971786372277671583937632437788042682673","seed":16784185671998884126954735932716960404971786372277671583937632437788042682673,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/0.sram_ctrl_throughput_w_readback/latest/run.log","log_context":["UVM_INFO @ 287180860 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_readback","qual_name":"1.sram_ctrl_throughput_w_readback.6392745587893595523037440739138811239226030248822579683203687651667455283542","seed":6392745587893595523037440739138811239226030248822579683203687651667455283542,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/1.sram_ctrl_throughput_w_readback/latest/run.log","log_context":["UVM_INFO @ 107787756 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_readback","qual_name":"2.sram_ctrl_throughput_w_readback.81686108329048619748766674488730906172401026182145396209474915678988596261782","seed":81686108329048619748766674488730906172401026182145396209474915678988596261782,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/2.sram_ctrl_throughput_w_readback/latest/run.log","log_context":["UVM_INFO @  36855386 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_readback","qual_name":"3.sram_ctrl_throughput_w_readback.12558323279102111498189863858329823046963920947087509490613685102231042670196","seed":12558323279102111498189863858329823046963920947087509490613685102231042670196,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/3.sram_ctrl_throughput_w_readback/latest/run.log","log_context":["UVM_INFO @ 219066515 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_readback","qual_name":"4.sram_ctrl_throughput_w_readback.25821984350356610454386043358765196426208212202374317257366030735127451953647","seed":25821984350356610454386043358765196426208212202374317257366030735127451953647,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/4.sram_ctrl_throughput_w_readback/latest/run.log","log_context":["UVM_INFO @ 121994311 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_readback","qual_name":"5.sram_ctrl_throughput_w_readback.8856727396384594161559186587881874842131271190041015974285732362422754077083","seed":8856727396384594161559186587881874842131271190041015974285732362422754077083,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/5.sram_ctrl_throughput_w_readback/latest/run.log","log_context":["UVM_INFO @  49389055 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_readback","qual_name":"6.sram_ctrl_throughput_w_readback.104418721559801827297063840756614689266886200809293500949220096030561260337778","seed":104418721559801827297063840756614689266886200809293500949220096030561260337778,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/6.sram_ctrl_throughput_w_readback/latest/run.log","log_context":["UVM_INFO @  57010170 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_readback","qual_name":"7.sram_ctrl_throughput_w_readback.91069744535993960938153597774070752239084642538478136317119175463793613197053","seed":91069744535993960938153597774070752239084642538478136317119175463793613197053,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/7.sram_ctrl_throughput_w_readback/latest/run.log","log_context":["UVM_INFO @ 120373080 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":224,"total":248,"percent":90.3225806451613}