{"block":{"name":"rstmgr_cnsty_chk","variant":null,"commit":"ffebabad239bc24eeb563ff1a2d5bd327639f6ae","commit_short":"ffebaba","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/ffebabad239bc24eeb563ff1a2d5bd327639f6ae","revision_info":"GitHub Revision: [`ffebaba`](https://github.com/lowrisc/opentitan/tree/ffebabad239bc24eeb563ff1a2d5bd327639f6ae)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-07-24T15:00:35Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/top_darjeeling/ip_autogen/rstmgr/dv/data/rstmgr_cnsty_chk_testplan.html","stages":{"unmapped":{"testpoints":{"Unmapped":{"tests":{"rstmgr_cnsty_chk_test":{"max_time":4.22,"sim_time":11070.254408,"passed":7,"total":10,"percent":70.0}},"passed":7,"total":10,"percent":70.0}},"passed":7,"total":10,"percent":70.0}},"coverage":{"code":{"block":null,"line_statement":98.41,"branch":98.31,"condition_expression":86.21,"toggle":100.0,"fsm":92.31},"assertion":100.0,"functional":null},"cov_report_page":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/cov_report/dashboard.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (tb.sv:272) [reset_class] Check failed ((delta_cycles < -12) || (delta_cycles > -1) || (error_count == *))":[{"name":"rstmgr_cnsty_chk_test","qual_name":"2.rstmgr_cnsty_chk_test.78326729612983133004455799658714277672757549612876617177816916437946313218429","seed":78326729612983133004455799658714277672757549612876617177816916437946313218429,"line":175,"log_path":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/2.rstmgr_cnsty_chk_test/latest/run.log","log_context":["UVM_INFO @ 1752193475 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -11 total errors 0 / 16\n","UVM_INFO @ 1769633475 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -10 total errors 0 / 16\n","UVM_INFO @ 1787073475 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -9 total errors 0 / 16\n","UVM_INFO @ 1804513475 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -8 total errors 0 / 16\n"]},{"name":"rstmgr_cnsty_chk_test","qual_name":"4.rstmgr_cnsty_chk_test.83820745881149491744197780076698067881279172078883712058021398238493018100844","seed":83820745881149491744197780076698067881279172078883712058021398238493018100844,"line":175,"log_path":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/4.rstmgr_cnsty_chk_test/latest/run.log","log_context":["UVM_INFO @ 2008668100 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -11 total errors 0 / 16\n","UVM_INFO @ 2028668100 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -10 total errors 0 / 16\n","UVM_INFO @ 2048668100 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -9 total errors 0 / 16\n","UVM_INFO @ 2068668100 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -8 total errors 0 / 16\n"]},{"name":"rstmgr_cnsty_chk_test","qual_name":"6.rstmgr_cnsty_chk_test.1942030553247098195776441061158874746593569830949160405432216780030760892500","seed":1942030553247098195776441061158874746593569830949160405432216780030760892500,"line":175,"log_path":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/6.rstmgr_cnsty_chk_test/latest/run.log","log_context":["UVM_INFO @ 1944552980 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -11 total errors 0 / 16\n","UVM_INFO @ 1963912980 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -10 total errors 0 / 16\n","UVM_INFO @ 1983272980 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -9 total errors 0 / 16\n","UVM_INFO @ 2002632980 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -8 total errors 0 / 16\n"]}]}},"passed":7,"total":10,"percent":70.0}