{"block":{"name":"dma","variant":null,"commit":"f7401cd30b82d9dab4d8f521cd4fd52b537675c5","commit_short":"f7401cd","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/f7401cd30b82d9dab4d8f521cd4fd52b537675c5","revision_info":"GitHub Revision: [`f7401cd`](https://github.com/lowrisc/opentitan/tree/f7401cd30b82d9dab4d8f521cd4fd52b537675c5)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-07-31T15:00:29Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/dma/data/dma_testplan.html","stages":{"V1":{"testpoints":{"dma_memory_smoke":{"tests":{"dma_memory_smoke":{"max_time":8.0,"sim_time":1237.147217,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"dma_handshake_smoke":{"tests":{"dma_handshake_smoke":{"max_time":9.0,"sim_time":898.7727160000001,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"dma_generic_smoke":{"tests":{"dma_generic_smoke":{"max_time":8.0,"sim_time":906.531376,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"csr_hw_reset":{"tests":{"dma_csr_hw_reset":{"max_time":1.0,"sim_time":51.313591,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"dma_csr_rw":{"max_time":2.0,"sim_time":28.824766,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_bit_bash":{"tests":{"dma_csr_bit_bash":{"max_time":20.0,"sim_time":11409.095955,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"dma_csr_aliasing":{"max_time":6.0,"sim_time":616.9529170000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"dma_csr_mem_rw_with_rand_reset":{"max_time":2.0,"sim_time":44.653235,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"dma_csr_rw":{"max_time":2.0,"sim_time":28.824766,"passed":5,"total":5,"percent":100.0},"dma_csr_aliasing":{"max_time":6.0,"sim_time":616.9529170000001,"passed":1,"total":1,"percent":100.0}},"passed":6,"total":6,"percent":100.0}},"passed":113,"total":113,"percent":100.0},"V2":{"testpoints":{"dma_memory_region_lock":{"tests":{"dma_memory_region_lock":{"max_time":57.0,"sim_time":3416.937619,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"dma_memory_tl_error":{"tests":{"dma_memory_stress":{"max_time":512.0,"sim_time":440260.932257,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_handshake_tl_error":{"tests":{"dma_handshake_stress":{"max_time":1929.0,"sim_time":132931.499806,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_handshake_stress":{"tests":{"dma_handshake_stress":{"max_time":1929.0,"sim_time":132931.499806,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_memory_stress":{"tests":{"dma_memory_stress":{"max_time":512.0,"sim_time":440260.932257,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_generic_stress":{"tests":{"dma_generic_stress":{"max_time":1080.0,"sim_time":295903.59574900003,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"dma_handshake_mem_buffer_overflow":{"tests":{"dma_handshake_stress":{"max_time":1929.0,"sim_time":132931.499806,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_abort":{"tests":{"dma_abort":{"max_time":9.0,"sim_time":725.299743,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"dma_stress_all":{"tests":{"dma_stress_all":{"max_time":242.0,"sim_time":72753.88989,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"alert_test":{"tests":{"dma_alert_test":{"max_time":2.0,"sim_time":12.650927,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"intr_test":{"tests":{"dma_intr_test":{"max_time":2.0,"sim_time":31.783545999999998,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"dma_tl_errors":{"max_time":5.0,"sim_time":553.4012190000001,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_illegal_access":{"tests":{"dma_tl_errors":{"max_time":5.0,"sim_time":553.4012190000001,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_outstanding_access":{"tests":{"dma_csr_hw_reset":{"max_time":1.0,"sim_time":51.313591,"passed":1,"total":1,"percent":100.0},"dma_csr_rw":{"max_time":2.0,"sim_time":28.824766,"passed":5,"total":5,"percent":100.0},"dma_csr_aliasing":{"max_time":6.0,"sim_time":616.9529170000001,"passed":1,"total":1,"percent":100.0},"dma_same_csr_outstanding":{"max_time":3.0,"sim_time":206.189378,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0},"tl_d_partial_access":{"tests":{"dma_csr_hw_reset":{"max_time":1.0,"sim_time":51.313591,"passed":1,"total":1,"percent":100.0},"dma_csr_rw":{"max_time":2.0,"sim_time":28.824766,"passed":5,"total":5,"percent":100.0},"dma_csr_aliasing":{"max_time":6.0,"sim_time":616.9529170000001,"passed":1,"total":1,"percent":100.0},"dma_same_csr_outstanding":{"max_time":3.0,"sim_time":206.189378,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0}},"passed":81,"total":81,"percent":100.0},"V2S":{"testpoints":{"dma_illegal_addr_range":{"tests":{"dma_mem_enabled":{"max_time":26.0,"sim_time":2291.499499,"passed":5,"total":5,"percent":100.0},"dma_generic_stress":{"max_time":1080.0,"sim_time":295903.59574900003,"passed":5,"total":5,"percent":100.0},"dma_handshake_stress":{"max_time":1929.0,"sim_time":132931.499806,"passed":3,"total":3,"percent":100.0}},"passed":13,"total":13,"percent":100.0},"dma_config_lock":{"tests":{"dma_config_lock":{"max_time":12.0,"sim_time":355.587787,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"tl_intg_err":{"tests":{"dma_tl_intg_err":{"max_time":5.0,"sim_time":196.359761,"passed":25,"total":25,"percent":100.0},"dma_sec_cm":{"max_time":2.0,"sim_time":12.12598,"passed":5,"total":5,"percent":100.0}},"passed":30,"total":30,"percent":100.0}},"passed":58,"total":58,"percent":100.0},"unmapped":{"testpoints":{"Unmapped":{"tests":{"dma_short_transfer":{"max_time":197.0,"sim_time":20965.499656,"passed":25,"total":25,"percent":100.0},"dma_longer_transfer":{"max_time":433.0,"sim_time":56747.255412,"passed":5,"total":5,"percent":100.0},"dma_stress_all_with_rand_reset":{"max_time":6.0,"sim_time":230.477489,"passed":0,"total":1,"percent":0.0}},"passed":30,"total":31,"percent":96.7741935483871}},"passed":30,"total":31,"percent":96.7741935483871}},"coverage":{"code":{"block":97.38,"line_statement":96.89,"branch":95.83,"condition_expression":null,"toggle":77.37,"fsm":92.96},"assertion":96.61,"functional":76.36},"cov_report_page":"/nightly/current_run/scratch/master/dma-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR @ *ps: (cip_base_vseq.sv:1287) [dma_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"dma_stress_all_with_rand_reset","qual_name":"0.dma_stress_all_with_rand_reset.12505667648995363477524229154739445216825666688920396497108961177019214634900","seed":12505667648995363477524229154739445216825666688920396497108961177019214634900,"line":96,"log_path":"/nightly/current_run/scratch/master/dma-sim-xcelium/0.dma_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @  230477489ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":267,"total":268,"percent":99.6268656716418}