{"block":{"name":"dma","variant":null,"commit":"ffb362260de02d66e1986d5ce59074c84bad1ea6","commit_short":"ffb3622","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/ffb362260de02d66e1986d5ce59074c84bad1ea6","revision_info":"GitHub Revision: [`ffb3622`](https://github.com/lowrisc/opentitan/tree/ffb362260de02d66e1986d5ce59074c84bad1ea6)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-08-21T15:00:36Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/dma/data/dma_testplan.html","stages":{"V1":{"testpoints":{"dma_memory_smoke":{"tests":{"dma_memory_smoke":{"max_time":9.0,"sim_time":3378.5207769999997,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"dma_handshake_smoke":{"tests":{"dma_handshake_smoke":{"max_time":9.0,"sim_time":2162.9416269999997,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"dma_generic_smoke":{"tests":{"dma_generic_smoke":{"max_time":8.0,"sim_time":2055.872056,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"csr_hw_reset":{"tests":{"dma_csr_hw_reset":{"max_time":2.0,"sim_time":20.917257000000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"dma_csr_rw":{"max_time":2.0,"sim_time":106.363705,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_bit_bash":{"tests":{"dma_csr_bit_bash":{"max_time":11.0,"sim_time":3224.400221,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"dma_csr_aliasing":{"max_time":9.0,"sim_time":497.858783,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"dma_csr_mem_rw_with_rand_reset":{"max_time":2.0,"sim_time":79.185056,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"dma_csr_rw":{"max_time":2.0,"sim_time":106.363705,"passed":5,"total":5,"percent":100.0},"dma_csr_aliasing":{"max_time":9.0,"sim_time":497.858783,"passed":1,"total":1,"percent":100.0}},"passed":6,"total":6,"percent":100.0}},"passed":113,"total":113,"percent":100.0},"V2":{"testpoints":{"dma_memory_region_lock":{"tests":{"dma_memory_region_lock":{"max_time":138.0,"sim_time":5414.678515,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"dma_memory_tl_error":{"tests":{"dma_memory_stress":{"max_time":1139.0,"sim_time":160915.350912,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_handshake_tl_error":{"tests":{"dma_handshake_stress":{"max_time":882.0,"sim_time":69764.684947,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_handshake_stress":{"tests":{"dma_handshake_stress":{"max_time":882.0,"sim_time":69764.684947,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_memory_stress":{"tests":{"dma_memory_stress":{"max_time":1139.0,"sim_time":160915.350912,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_generic_stress":{"tests":{"dma_generic_stress":{"max_time":815.0,"sim_time":55745.230627,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"dma_handshake_mem_buffer_overflow":{"tests":{"dma_handshake_stress":{"max_time":882.0,"sim_time":69764.684947,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_abort":{"tests":{"dma_abort":{"max_time":19.0,"sim_time":1205.4971189999999,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"dma_stress_all":{"tests":{"dma_stress_all":{"max_time":275.0,"sim_time":15519.727698,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"alert_test":{"tests":{"dma_alert_test":{"max_time":2.0,"sim_time":29.570586,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"intr_test":{"tests":{"dma_intr_test":{"max_time":2.0,"sim_time":29.038858,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"dma_tl_errors":{"max_time":4.0,"sim_time":161.44528200000002,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_illegal_access":{"tests":{"dma_tl_errors":{"max_time":4.0,"sim_time":161.44528200000002,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_outstanding_access":{"tests":{"dma_csr_hw_reset":{"max_time":2.0,"sim_time":20.917257000000003,"passed":1,"total":1,"percent":100.0},"dma_csr_rw":{"max_time":2.0,"sim_time":106.363705,"passed":5,"total":5,"percent":100.0},"dma_csr_aliasing":{"max_time":9.0,"sim_time":497.858783,"passed":1,"total":1,"percent":100.0},"dma_same_csr_outstanding":{"max_time":3.0,"sim_time":113.379593,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0},"tl_d_partial_access":{"tests":{"dma_csr_hw_reset":{"max_time":2.0,"sim_time":20.917257000000003,"passed":1,"total":1,"percent":100.0},"dma_csr_rw":{"max_time":2.0,"sim_time":106.363705,"passed":5,"total":5,"percent":100.0},"dma_csr_aliasing":{"max_time":9.0,"sim_time":497.858783,"passed":1,"total":1,"percent":100.0},"dma_same_csr_outstanding":{"max_time":3.0,"sim_time":113.379593,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0}},"passed":81,"total":81,"percent":100.0},"V2S":{"testpoints":{"dma_illegal_addr_range":{"tests":{"dma_mem_enabled":{"max_time":28.0,"sim_time":4817.74435,"passed":5,"total":5,"percent":100.0},"dma_generic_stress":{"max_time":815.0,"sim_time":55745.230627,"passed":5,"total":5,"percent":100.0},"dma_handshake_stress":{"max_time":882.0,"sim_time":69764.684947,"passed":3,"total":3,"percent":100.0}},"passed":13,"total":13,"percent":100.0},"dma_config_lock":{"tests":{"dma_config_lock":{"max_time":12.0,"sim_time":2038.6025670000004,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"tl_intg_err":{"tests":{"dma_tl_intg_err":{"max_time":5.0,"sim_time":731.5925,"passed":25,"total":25,"percent":100.0},"dma_sec_cm":{"max_time":2.0,"sim_time":29.461291000000003,"passed":5,"total":5,"percent":100.0}},"passed":30,"total":30,"percent":100.0}},"passed":58,"total":58,"percent":100.0},"unmapped":{"testpoints":{"Unmapped":{"tests":{"dma_short_transfer":{"max_time":220.0,"sim_time":61547.329802,"passed":24,"total":25,"percent":96.0},"dma_longer_transfer":{"max_time":215.0,"sim_time":10331.246169,"passed":5,"total":5,"percent":100.0},"dma_stress_all_with_rand_reset":{"max_time":13.0,"sim_time":2117.0897910000003,"passed":0,"total":1,"percent":0.0}},"passed":29,"total":31,"percent":93.54838709677419}},"passed":29,"total":31,"percent":93.54838709677419}},"coverage":{"code":{"block":97.38,"line_statement":96.89,"branch":95.83,"condition_expression":null,"toggle":83.12,"fsm":92.96},"assertion":96.61,"functional":74.22},"cov_report_page":"/nightly/current_run/scratch/master/dma-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR @ *ps: (cip_base_vseq.sv:1297) [dma_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"dma_stress_all_with_rand_reset","qual_name":"0.dma_stress_all_with_rand_reset.52415716657381618123372836862491067343323491627299126875743678441524761339915","seed":52415716657381618123372836862491067343323491627299126875743678441524761339915,"line":106,"log_path":"/nightly/current_run/scratch/master/dma-sim-xcelium/0.dma_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 2117089791ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ *ps: (uvm_phase.svh:1521) [PH_TIMEOUT] Explicit timeout of *ps hit, indicating a probable testbench issue":[{"name":"dma_short_transfer","qual_name":"8.dma_short_transfer.19633967044469497682876528798306182511517474738184993400882739239614327126316","seed":19633967044469497682876528798306182511517474738184993400882739239614327126316,"line":1587,"log_path":"/nightly/current_run/scratch/master/dma-sim-xcelium/8.dma_short_transfer/latest/run.log","log_context":["UVM_INFO @ 200000000000ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":266,"total":268,"percent":99.25373134328358}