{"block":{"name":"spi_device","variant":"1r1w","commit":"55d8d87832760911cb586512484ff8c6c4eba2f4","commit_short":"55d8d87","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/55d8d87832760911cb586512484ff8c6c4eba2f4","revision_info":"GitHub Revision: [`55d8d87`](https://github.com/lowrisc/opentitan/tree/55d8d87832760911cb586512484ff8c6c4eba2f4)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-09-11T15:01:27Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/spi_device_1r1w/data/spi_device_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"spi_device_flash_and_tpm":{"max_time":601.0,"sim_time":83874.78705500001,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"csr_hw_reset":{"tests":{"spi_device_csr_hw_reset":{"max_time":3.0,"sim_time":140.508098,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"spi_device_csr_rw":{"max_time":13.0,"sim_time":116.47017,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_bit_bash":{"tests":{"spi_device_csr_bit_bash":{"max_time":55.0,"sim_time":13175.177352,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"spi_device_csr_aliasing":{"max_time":5.0,"sim_time":311.757129,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"spi_device_csr_mem_rw_with_rand_reset":{"max_time":15.0,"sim_time":52.761733,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"spi_device_csr_rw":{"max_time":13.0,"sim_time":116.47017,"passed":5,"total":5,"percent":100.0},"spi_device_csr_aliasing":{"max_time":5.0,"sim_time":311.757129,"passed":1,"total":1,"percent":100.0}},"passed":6,"total":6,"percent":100.0},"mem_walk":{"tests":{"spi_device_mem_walk":{"max_time":1.0,"sim_time":13.330964,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_partial_access":{"tests":{"spi_device_mem_partial_access":{"max_time":2.0,"sim_time":33.792839,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"V2":{"testpoints":{"csb_read":{"tests":{"spi_device_csb_read":{"max_time":15.0,"sim_time":67.05646300000001,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"mem_parity":{"tests":{"spi_device_mem_parity":{"max_time":2.0,"sim_time":2.388988,"passed":0,"total":20,"percent":0.0}},"passed":0,"total":20,"percent":0.0},"mem_cfg":{"tests":{"spi_device_ram_cfg":{"max_time":1.0,"sim_time":3.4812939999999997,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tpm_read":{"tests":{"spi_device_tpm_rw":{"max_time":4.0,"sim_time":222.00635,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"tpm_write":{"tests":{"spi_device_tpm_rw":{"max_time":4.0,"sim_time":222.00635,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"tpm_hw_reg":{"tests":{"spi_device_tpm_read_hw_reg":{"max_time":52.0,"sim_time":5664.050281000001,"passed":15,"total":15,"percent":100.0},"spi_device_tpm_sts_read":{"max_time":3.0,"sim_time":218.294142,"passed":15,"total":15,"percent":100.0}},"passed":30,"total":30,"percent":100.0},"tpm_fully_random_case":{"tests":{"spi_device_tpm_all":{"max_time":80.0,"sim_time":9301.846527000002,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"pass_cmd_filtering":{"tests":{"spi_device_pass_cmd_filtering":{"max_time":100.0,"sim_time":46121.84906099999,"passed":15,"total":15,"percent":100.0},"spi_device_flash_all":{"max_time":672.0,"sim_time":61827.738605,"passed":25,"total":25,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"pass_addr_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":111.0,"sim_time":24660.460372,"passed":15,"total":15,"percent":100.0},"spi_device_flash_all":{"max_time":672.0,"sim_time":61827.738605,"passed":25,"total":25,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"pass_payload_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":111.0,"sim_time":24660.460372,"passed":15,"total":15,"percent":100.0},"spi_device_flash_all":{"max_time":672.0,"sim_time":61827.738605,"passed":25,"total":25,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"cmd_info_slots":{"tests":{"spi_device_flash_all":{"max_time":672.0,"sim_time":61827.738605,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"cmd_read_status":{"tests":{"spi_device_intercept":{"max_time":23.0,"sim_time":1281.979366,"passed":15,"total":15,"percent":100.0},"spi_device_flash_all":{"max_time":672.0,"sim_time":61827.738605,"passed":25,"total":25,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"cmd_read_jedec":{"tests":{"spi_device_intercept":{"max_time":23.0,"sim_time":1281.979366,"passed":15,"total":15,"percent":100.0},"spi_device_flash_all":{"max_time":672.0,"sim_time":61827.738605,"passed":25,"total":25,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"cmd_read_sfdp":{"tests":{"spi_device_intercept":{"max_time":23.0,"sim_time":1281.979366,"passed":15,"total":15,"percent":100.0},"spi_device_flash_all":{"max_time":672.0,"sim_time":61827.738605,"passed":25,"total":25,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"cmd_fast_read":{"tests":{"spi_device_intercept":{"max_time":23.0,"sim_time":1281.979366,"passed":15,"total":15,"percent":100.0},"spi_device_flash_all":{"max_time":672.0,"sim_time":61827.738605,"passed":25,"total":25,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"cmd_read_pipeline":{"tests":{"spi_device_intercept":{"max_time":23.0,"sim_time":1281.979366,"passed":15,"total":15,"percent":100.0},"spi_device_flash_all":{"max_time":672.0,"sim_time":61827.738605,"passed":25,"total":25,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"flash_cmd_upload":{"tests":{"spi_device_upload":{"max_time":51.0,"sim_time":13307.641351,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"mailbox_command":{"tests":{"spi_device_mailbox":{"max_time":217.0,"sim_time":15296.371916999999,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"mailbox_cross_outside_command":{"tests":{"spi_device_mailbox":{"max_time":217.0,"sim_time":15296.371916999999,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"mailbox_cross_inside_command":{"tests":{"spi_device_mailbox":{"max_time":217.0,"sim_time":15296.371916999999,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"cmd_read_buffer":{"tests":{"spi_device_flash_mode":{"max_time":68.0,"sim_time":8349.438040000001,"passed":15,"total":15,"percent":100.0},"spi_device_read_buffer_direct":{"max_time":23.0,"sim_time":6824.7241380000005,"passed":15,"total":15,"percent":100.0}},"passed":30,"total":30,"percent":100.0},"cmd_dummy_cycle":{"tests":{"spi_device_mailbox":{"max_time":217.0,"sim_time":15296.371916999999,"passed":15,"total":15,"percent":100.0},"spi_device_flash_all":{"max_time":672.0,"sim_time":61827.738605,"passed":25,"total":25,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"quad_spi":{"tests":{"spi_device_flash_all":{"max_time":672.0,"sim_time":61827.738605,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"dual_spi":{"tests":{"spi_device_flash_all":{"max_time":672.0,"sim_time":61827.738605,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"4b_3b_feature":{"tests":{"spi_device_cfg_cmd":{"max_time":39.0,"sim_time":5453.360436,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"write_enable_disable":{"tests":{"spi_device_cfg_cmd":{"max_time":39.0,"sim_time":5453.360436,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"flash_mode_ignore_cmds":{"tests":{"spi_device_flash_mode_ignore_cmds":{"max_time":449.0,"sim_time":61431.112762000004,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"TPM_with_flash_or_passthrough_mode":{"tests":{"spi_device_flash_and_tpm":{"max_time":601.0,"sim_time":83874.78705500001,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tpm_and_flash_trans_with_min_inactive_time":{"tests":{"spi_device_flash_and_tpm_min_idle":{"max_time":568.0,"sim_time":36623.377357,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"stress_all":{"tests":{"spi_device_stress_all":{"max_time":1174.0,"sim_time":552884.815608,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"alert_test":{"tests":{"spi_device_alert_test":{"max_time":3.0,"sim_time":34.909108,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"intr_test":{"tests":{"spi_device_intr_test":{"max_time":8.0,"sim_time":22.880839,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"spi_device_tl_errors":{"max_time":7.0,"sim_time":917.782939,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_illegal_access":{"tests":{"spi_device_tl_errors":{"max_time":7.0,"sim_time":917.782939,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_outstanding_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":3.0,"sim_time":140.508098,"passed":1,"total":1,"percent":100.0},"spi_device_csr_rw":{"max_time":13.0,"sim_time":116.47017,"passed":5,"total":5,"percent":100.0},"spi_device_csr_aliasing":{"max_time":5.0,"sim_time":311.757129,"passed":1,"total":1,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":5.0,"sim_time":131.413646,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0},"tl_d_partial_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":3.0,"sim_time":140.508098,"passed":1,"total":1,"percent":100.0},"spi_device_csr_rw":{"max_time":13.0,"sim_time":116.47017,"passed":5,"total":5,"percent":100.0},"spi_device_csr_aliasing":{"max_time":5.0,"sim_time":311.757129,"passed":1,"total":1,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":5.0,"sim_time":131.413646,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0}},"passed":357,"total":378,"percent":94.44444444444444},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"spi_device_sec_cm":{"max_time":3.0,"sim_time":521.256866,"passed":5,"total":5,"percent":100.0},"spi_device_tl_intg_err":{"max_time":28.0,"sim_time":3567.646518,"passed":25,"total":25,"percent":100.0}},"passed":30,"total":30,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"spi_device_tl_intg_err":{"max_time":28.0,"sim_time":3567.646518,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0}},"passed":30,"total":30,"percent":100.0}},"coverage":{"code":{"block":98.42,"line_statement":98.82,"branch":97.15,"condition_expression":null,"toggle":72.75,"fsm":89.58},"assertion":95.52,"functional":65.82},"cov_report_page":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ1] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[*] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)":[{"name":"spi_device_mem_parity","qual_name":"0.spi_device_mem_parity.75907390549694420408530696837434305662516416398354870207157749630189940486686","seed":75907390549694420408530696837434305662516416398354870207157749630189940486686,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1848988 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[911] not found within the scope .\n","UVM_ERROR @   1848988 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[911] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"1.spi_device_mem_parity.14735894409981392577503176725765222770976746638915194441973419134074914321445","seed":14735894409981392577503176725765222770976746638915194441973419134074914321445,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/1.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @    944573 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[945] not found within the scope .\n","UVM_ERROR @    944573 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[945] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"2.spi_device_mem_parity.91482924495797377499997898684227618850929819119538490263791355253513834039163","seed":91482924495797377499997898684227618850929819119538490263791355253513834039163,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/2.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   3352489 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[980] not found within the scope .\n","UVM_ERROR @   3352489 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[980] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"3.spi_device_mem_parity.57113216215108601766614062051424441319351347453222282783759410556192447993814","seed":57113216215108601766614062051424441319351347453222282783759410556192447993814,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/3.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1176681 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[908] not found within the scope .\n","UVM_ERROR @   1176681 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[908] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"4.spi_device_mem_parity.42505855489647540332327283497195460864647482884259818247851152465157624059564","seed":42505855489647540332327283497195460864647482884259818247851152465157624059564,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/4.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   4946684 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[931] not found within the scope .\n","UVM_ERROR @   4946684 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[931] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"5.spi_device_mem_parity.2940788964550757488868789597252718759554387855460650670045869531943501499987","seed":2940788964550757488868789597252718759554387855460650670045869531943501499987,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/5.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   3441868 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[929] not found within the scope .\n","UVM_ERROR @   3441868 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[929] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"6.spi_device_mem_parity.54298941642752708118530099998937774604867963776370597194743428542003364280753","seed":54298941642752708118530099998937774604867963776370597194743428542003364280753,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/6.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1787618 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[972] not found within the scope .\n","UVM_ERROR @   1787618 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[972] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"7.spi_device_mem_parity.24875472904850314571798784487190608722500226652675344231005043720520044695874","seed":24875472904850314571798784487190608722500226652675344231005043720520044695874,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/7.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   4224666 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[940] not found within the scope .\n","UVM_ERROR @   4224666 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[940] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"8.spi_device_mem_parity.6066313444752980141552204589789848643458563147984013764874867079236377036490","seed":6066313444752980141552204589789848643458563147984013764874867079236377036490,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/8.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   2344429 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[990] not found within the scope .\n","UVM_ERROR @   2344429 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[990] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"9.spi_device_mem_parity.8271305369574794759076987440051388018716380006162565953153035659387943850719","seed":8271305369574794759076987440051388018716380006162565953153035659387943850719,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/9.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   8242870 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[897] not found within the scope .\n","UVM_ERROR @   8242870 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[897] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"10.spi_device_mem_parity.33502850400357004292620286658895693058220050984501424368859542510677777471184","seed":33502850400357004292620286658895693058220050984501424368859542510677777471184,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/10.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1514986 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[916] not found within the scope .\n","UVM_ERROR @   1514986 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[916] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"11.spi_device_mem_parity.110087254578695987258145467184514643008931860951016245222765608416104397089690","seed":110087254578695987258145467184514643008931860951016245222765608416104397089690,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/11.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   4516633 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[958] not found within the scope .\n","UVM_ERROR @   4516633 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[958] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"12.spi_device_mem_parity.3241031751133997787264997927775943943341032022336644263223772162688652706886","seed":3241031751133997787264997927775943943341032022336644263223772162688652706886,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/12.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   2844707 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[975] not found within the scope .\n","UVM_ERROR @   2844707 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[975] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"13.spi_device_mem_parity.76811042784620202460089504262689558216831077698853537887507504411614368641165","seed":76811042784620202460089504262689558216831077698853537887507504411614368641165,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/13.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   2378268 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[949] not found within the scope .\n","UVM_ERROR @   2378268 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[949] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"14.spi_device_mem_parity.114559244752857459202301891761317241939969472541435873649761652063774299597364","seed":114559244752857459202301891761317241939969472541435873649761652063774299597364,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/14.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1053361 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[907] not found within the scope .\n","UVM_ERROR @   1053361 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[907] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"15.spi_device_mem_parity.29276793476412054194565744589245535175439808348343995027724358735223165112881","seed":29276793476412054194565744589245535175439808348343995027724358735223165112881,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/15.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1314653 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[958] not found within the scope .\n","UVM_ERROR @   1314653 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[958] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"16.spi_device_mem_parity.32778479474004217363056747629231465115735072689032504882378602623431583394677","seed":32778479474004217363056747629231465115735072689032504882378602623431583394677,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/16.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   5132075 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[960] not found within the scope .\n","UVM_ERROR @   5132075 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[960] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"17.spi_device_mem_parity.102912631129012903997904586803795286845554897229754484354348385977480150119047","seed":102912631129012903997904586803795286845554897229754484354348385977480150119047,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/17.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1043608 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[965] not found within the scope .\n","UVM_ERROR @   1043608 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[965] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"18.spi_device_mem_parity.52058343943604053601636418073965880668695012754019126472763994586927135253180","seed":52058343943604053601636418073965880668695012754019126472763994586927135253180,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/18.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @    964146 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[963] not found within the scope .\n","UVM_ERROR @    964146 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[963] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]},{"name":"spi_device_mem_parity","qual_name":"19.spi_device_mem_parity.68376660808946820253933659850254009067383026020443719894277560610987691091702","seed":68376660808946820253933659850254009067383026020443719894277560610987691091702,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/19.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1252889 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[939] not found within the scope .\n","UVM_ERROR @   1252889 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[939] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]}],"UVM_ERROR (spi_device_ram_cfg_vseq.sv:28) [spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (* [*] vs * [*])":[{"name":"spi_device_ram_cfg","qual_name":"0.spi_device_ram_cfg.44685836133790920224983379262629630092565690960358019280021793921883469124457","seed":44685836133790920224983379262629630092565690960358019280021793921883469124457,"line":85,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_ram_cfg/latest/run.log","log_context":["UVM_ERROR @   1109294 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x34a [1101001010] vs 0x0 [0]) \n","UVM_ERROR @   1167294 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x2b6 [1010110110] vs 0x0 [0]) \n","UVM_ERROR @   1200294 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x44 [1000100] vs 0x0 [0]) \n","UVM_ERROR @   1295294 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x219 [1000011001] vs 0x0 [0]) \n"]}]}},"passed":395,"total":416,"percent":94.95192307692308}