{"block":{"name":"rom_ctrl","variant":"64kb","commit":"3823b79c23fbb019c668d376bb936e7d7038972f","commit_short":"3823b79","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/3823b79c23fbb019c668d376bb936e7d7038972f","revision_info":"GitHub Revision: [`3823b79`](https://github.com/lowrisc/opentitan/tree/3823b79c23fbb019c668d376bb936e7d7038972f)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-09-18T15:01:41Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/rom_ctrl_64kB/data/rom_ctrl_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"rom_ctrl_smoke":{"max_time":5.0,"sim_time":383.570682,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"csr_hw_reset":{"tests":{"rom_ctrl_csr_hw_reset":{"max_time":4.0,"sim_time":99.172825,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"rom_ctrl_csr_rw":{"max_time":3.0,"sim_time":71.781409,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_bit_bash":{"tests":{"rom_ctrl_csr_bit_bash":{"max_time":4.0,"sim_time":264.64752000000004,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"rom_ctrl_csr_aliasing":{"max_time":4.0,"sim_time":61.507239,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"rom_ctrl_csr_mem_rw_with_rand_reset":{"max_time":4.0,"sim_time":63.808191,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"rom_ctrl_csr_rw":{"max_time":3.0,"sim_time":71.781409,"passed":5,"total":5,"percent":100.0},"rom_ctrl_csr_aliasing":{"max_time":4.0,"sim_time":61.507239,"passed":1,"total":1,"percent":100.0}},"passed":6,"total":6,"percent":100.0},"mem_walk":{"tests":{"rom_ctrl_mem_walk":{"max_time":3.0,"sim_time":74.881412,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_partial_access":{"tests":{"rom_ctrl_mem_partial_access":{"max_time":2.0,"sim_time":68.00163400000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":17,"total":17,"percent":100.0},"V2":{"testpoints":{"max_throughput_chk":{"tests":{"rom_ctrl_max_throughput_chk":{"max_time":6.0,"sim_time":354.358633,"passed":0,"total":2,"percent":0.0}},"passed":0,"total":2,"percent":0.0},"stress_all":{"tests":{"rom_ctrl_stress_all":{"max_time":16.0,"sim_time":1430.202027,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"kmac_err_chk":{"tests":{"rom_ctrl_kmac_err_chk":{"max_time":9.0,"sim_time":713.894958,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"alert_test":{"tests":{"rom_ctrl_alert_test":{"max_time":3.0,"sim_time":54.217708,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"rom_ctrl_tl_errors":{"max_time":9.0,"sim_time":380.632971,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_illegal_access":{"tests":{"rom_ctrl_tl_errors":{"max_time":9.0,"sim_time":380.632971,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_outstanding_access":{"tests":{"rom_ctrl_csr_hw_reset":{"max_time":4.0,"sim_time":99.172825,"passed":1,"total":1,"percent":100.0},"rom_ctrl_csr_rw":{"max_time":3.0,"sim_time":71.781409,"passed":5,"total":5,"percent":100.0},"rom_ctrl_csr_aliasing":{"max_time":4.0,"sim_time":61.507239,"passed":1,"total":1,"percent":100.0},"rom_ctrl_same_csr_outstanding":{"max_time":4.0,"sim_time":86.335264,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0},"tl_d_partial_access":{"tests":{"rom_ctrl_csr_hw_reset":{"max_time":4.0,"sim_time":99.172825,"passed":1,"total":1,"percent":100.0},"rom_ctrl_csr_rw":{"max_time":3.0,"sim_time":71.781409,"passed":5,"total":5,"percent":100.0},"rom_ctrl_csr_aliasing":{"max_time":4.0,"sim_time":61.507239,"passed":1,"total":1,"percent":100.0},"rom_ctrl_same_csr_outstanding":{"max_time":4.0,"sim_time":86.335264,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0}},"passed":69,"total":71,"percent":97.1830985915493},"V2S":{"testpoints":{"corrupt_sig_fatal_chk":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":97.0,"sim_time":44754.193869,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"passthru_mem_tl_intg_err":{"tests":{"rom_ctrl_passthru_mem_tl_intg_err":{"max_time":20.0,"sim_time":8395.800786,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"tl_intg_err":{"tests":{"rom_ctrl_sec_cm":{"max_time":267.0,"sim_time":1703.1705009999998,"passed":5,"total":5,"percent":100.0},"rom_ctrl_tl_intg_err":{"max_time":64.0,"sim_time":200.257695,"passed":25,"total":25,"percent":100.0}},"passed":30,"total":30,"percent":100.0},"prim_fsm_check":{"tests":{"rom_ctrl_sec_cm":{"max_time":267.0,"sim_time":1703.1705009999998,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"prim_count_check":{"tests":{"rom_ctrl_sec_cm":{"max_time":267.0,"sim_time":1703.1705009999998,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_checker_ctr_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":97.0,"sim_time":44754.193869,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_checker_ctrl_flow_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":97.0,"sim_time":44754.193869,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_checker_fsm_local_esc":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":97.0,"sim_time":44754.193869,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_compare_ctrl_flow_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":97.0,"sim_time":44754.193869,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_compare_ctr_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":97.0,"sim_time":44754.193869,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_compare_ctr_redun":{"tests":{"rom_ctrl_sec_cm":{"max_time":267.0,"sim_time":1703.1705009999998,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_fsm_sparse":{"tests":{"rom_ctrl_sec_cm":{"max_time":267.0,"sim_time":1703.1705009999998,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_mem_scramble":{"tests":{"rom_ctrl_smoke":{"max_time":5.0,"sim_time":383.570682,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_mem_digest":{"tests":{"rom_ctrl_smoke":{"max_time":5.0,"sim_time":383.570682,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_intersig_mubi":{"tests":{"rom_ctrl_smoke":{"max_time":5.0,"sim_time":383.570682,"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"rom_ctrl_tl_intg_err":{"max_time":64.0,"sim_time":200.257695,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"sec_cm_bus_local_esc":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":97.0,"sim_time":44754.193869,"passed":20,"total":20,"percent":100.0},"rom_ctrl_kmac_err_chk":{"max_time":9.0,"sim_time":713.894958,"passed":2,"total":2,"percent":100.0}},"passed":22,"total":22,"percent":100.0},"sec_cm_mux_mubi":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":97.0,"sim_time":44754.193869,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_mux_consistency":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":97.0,"sim_time":44754.193869,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_ctrl_redun":{"tests":{"rom_ctrl_corrupt_sig_fatal_chk":{"max_time":97.0,"sim_time":44754.193869,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_ctrl_mem_integrity":{"tests":{"rom_ctrl_passthru_mem_tl_intg_err":{"max_time":20.0,"sim_time":8395.800786,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_tlul_fifo_ctr_redun":{"tests":{"rom_ctrl_sec_cm":{"max_time":267.0,"sim_time":1703.1705009999998,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0}},"passed":59,"total":59,"percent":100.0},"V3":{"testpoints":{"stress_all_with_rand_reset":{"tests":{"rom_ctrl_stress_all_with_rand_reset":{"max_time":56.0,"sim_time":7422.490711,"passed":12,"total":20,"percent":60.0}},"passed":12,"total":20,"percent":60.0}},"passed":12,"total":20,"percent":60.0}},"coverage":{"code":{"block":89.61,"line_statement":91.66,"branch":83.95,"condition_expression":null,"toggle":84.74,"fsm":95.24},"assertion":97.67,"functional":99.29},"cov_report_page":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (rom_ctrl_throughput_vseq.sv:52) [rom_ctrl_throughput_vseq] Check failed num_cycles == num_mem_reads + * (* [*] vs * [*])":[{"name":"rom_ctrl_max_throughput_chk","qual_name":"0.rom_ctrl_max_throughput_chk.81919976777698769424062365907658098229797301435687799875733326058006429976167","seed":81919976777698769424062365907658098229797301435687799875733326058006429976167,"line":88,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/0.rom_ctrl_max_throughput_chk/latest/run.log","log_context":["UVM_INFO @ 333597786 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_max_throughput_chk","qual_name":"1.rom_ctrl_max_throughput_chk.91397644912217785436826657805543529714273629070712343819231172258397067635776","seed":91397644912217785436826657805543529714273629070712343819231172258397067635776,"line":88,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/1.rom_ctrl_max_throughput_chk/latest/run.log","log_context":["UVM_INFO @ 354358633 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_scoreboard.sv:480) scoreboard [scoreboard] Waited * cycles but did not see alert fatal. (Max wait calculated ALERT_B2B_DELAY + max_delay + * = * + * + *)":[{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"0.rom_ctrl_stress_all_with_rand_reset.70266472718611714170775893611410988234434301958818277026100473652031216073853","seed":70266472718611714170775893611410988234434301958818277026100473652031216073853,"line":124,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/0.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 3318645653 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"1.rom_ctrl_stress_all_with_rand_reset.87319515220272441758459306639102147821897571312954743755901698135546007493307","seed":87319515220272441758459306639102147821897571312954743755901698135546007493307,"line":90,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/1.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 250947985 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"6.rom_ctrl_stress_all_with_rand_reset.3178923840597706113256478457077287368594128934053127709629347588709818620858","seed":3178923840597706113256478457077287368594128934053127709629347588709818620858,"line":107,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/6.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 13202748214 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"14.rom_ctrl_stress_all_with_rand_reset.55300256725698503610401027536358364466453401362302305957839473576699342446070","seed":55300256725698503610401027536358364466453401362302305957839473576699342446070,"line":91,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/14.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 745269424 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"15.rom_ctrl_stress_all_with_rand_reset.106593238294167039001040501483401204719270420033890608095265238097043617248739","seed":106593238294167039001040501483401204719270420033890608095265238097043617248739,"line":131,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/15.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 6110126021 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"18.rom_ctrl_stress_all_with_rand_reset.84479924398115791889335886756736568214670729079154618570021893562620231091332","seed":84479924398115791889335886756736568214670729079154618570021893562620231091332,"line":109,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/18.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 5104728139 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (rom_ctrl_scoreboard.sv:354) [scoreboard] Check failed item.d_data[i**+:*] == exp_data[i**+:*] (* [*] vs * [*]) TLUL ROM read data incorrect":[{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"2.rom_ctrl_stress_all_with_rand_reset.96041887884612492830287471565855901923611873638318611798966283604754962747311","seed":96041887884612492830287471565855901923611873638318611798966283604754962747311,"line":110,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/2.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 899453241 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_ctrl_stress_all_with_rand_reset","qual_name":"5.rom_ctrl_stress_all_with_rand_reset.58595674889407973209784613078504670299295409802041364669055219768789624448226","seed":58595674889407973209784613078504670299295409802041364669055219768789624448226,"line":124,"log_path":"/nightly/current_run/scratch/master/rom_ctrl_64kB-sim-xcelium/5.rom_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 12095896179 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":146,"total":156,"percent":93.58974358974359}