{"block":{"name":"clkmgr","variant":null,"commit":"2a8108389bd1d8900602f168b9f28b658865e3c6","commit_short":"2a81083","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/2a8108389bd1d8900602f168b9f28b658865e3c6","revision_info":"GitHub Revision: [`2a81083`](https://github.com/lowrisc/opentitan/tree/2a8108389bd1d8900602f168b9f28b658865e3c6)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-03-22T00:11:46Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/top_earlgrey/ip_autogen/clkmgr/data/clkmgr_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"clkmgr_smoke":{"max_time":1.15,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"csr_hw_reset":{"tests":{"clkmgr_csr_hw_reset":{"max_time":0.93,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_rw":{"tests":{"clkmgr_csr_rw":{"max_time":1.14,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"csr_bit_bash":{"tests":{"clkmgr_csr_bit_bash":{"max_time":11.54,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_aliasing":{"tests":{"clkmgr_csr_aliasing":{"max_time":1.83,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"clkmgr_csr_mem_rw_with_rand_reset":{"max_time":2.08,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"clkmgr_csr_rw":{"max_time":1.14,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"clkmgr_csr_aliasing":{"max_time":1.83,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0}},"passed":130,"total":130,"percent":100.0},"V2":{"testpoints":{"peri_enables":{"tests":{"clkmgr_peri":{"max_time":1.09,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"trans_enables":{"tests":{"clkmgr_trans":{"max_time":1.5,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"extclk":{"tests":{"clkmgr_extclk":{"max_time":1.2,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"clk_status":{"tests":{"clkmgr_clk_status":{"max_time":0.97,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"jitter":{"tests":{"clkmgr_smoke":{"max_time":1.15,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"frequency":{"tests":{"clkmgr_frequency":{"max_time":14.02,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"frequency_timeout":{"tests":{"clkmgr_frequency_timeout":{"max_time":11.17,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"frequency_overflow":{"tests":{"clkmgr_frequency":{"max_time":14.02,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"stress_all":{"tests":{"clkmgr_stress_all":{"max_time":35.94,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"alert_test":{"tests":{"clkmgr_alert_test":{"max_time":1.92,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"clkmgr_tl_errors":{"max_time":3.43,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_illegal_access":{"tests":{"clkmgr_tl_errors":{"max_time":3.43,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_outstanding_access":{"tests":{"clkmgr_csr_hw_reset":{"max_time":0.93,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"clkmgr_csr_rw":{"max_time":1.14,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"clkmgr_csr_aliasing":{"max_time":1.83,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"clkmgr_same_csr_outstanding":{"max_time":2.27,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_partial_access":{"tests":{"clkmgr_csr_hw_reset":{"max_time":0.93,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"clkmgr_csr_rw":{"max_time":1.14,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"clkmgr_csr_aliasing":{"max_time":1.83,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"clkmgr_same_csr_outstanding":{"max_time":2.27,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":640,"total":640,"percent":100.0},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"clkmgr_tl_intg_err":{"max_time":9.88,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"clkmgr_sec_cm":{"max_time":3.03,"sim_time":0.0,"passed":2,"total":5,"percent":40.0}},"passed":22,"total":25,"percent":88.0},"shadow_reg_update_error":{"tests":{"clkmgr_shadow_reg_errors":{"max_time":3.24,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"shadow_reg_read_clear_staged_value":{"tests":{"clkmgr_shadow_reg_errors":{"max_time":3.24,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"shadow_reg_storage_error":{"tests":{"clkmgr_shadow_reg_errors":{"max_time":3.24,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"shadowed_reset_glitch":{"tests":{"clkmgr_shadow_reg_errors":{"max_time":3.24,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"shadow_reg_update_error_with_csr_rw":{"tests":{"clkmgr_shadow_reg_errors_with_csr_rw":{"max_time":3.48,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"clkmgr_tl_intg_err":{"max_time":9.88,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_meas_clk_bkgn_chk":{"tests":{"clkmgr_frequency":{"max_time":14.02,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_timeout_clk_bkgn_chk":{"tests":{"clkmgr_frequency_timeout":{"max_time":11.17,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_meas_config_shadow":{"tests":{"clkmgr_shadow_reg_errors":{"max_time":3.24,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_idle_intersig_mubi":{"tests":{"clkmgr_idle_intersig_mubi":{"max_time":1.67,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_lc_ctrl_intersig_mubi":{"tests":{"clkmgr_lc_ctrl_intersig_mubi":{"max_time":1.77,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_lc_ctrl_clk_handshake_intersig_mubi":{"tests":{"clkmgr_lc_clk_byp_req_intersig_mubi":{"max_time":1.3,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_clk_handshake_intersig_mubi":{"tests":{"clkmgr_clk_handshake_intersig_mubi":{"max_time":1.15,"sim_time":0.0,"passed":48,"total":50,"percent":96.0}},"passed":48,"total":50,"percent":96.0},"sec_cm_div_intersig_mubi":{"tests":{"clkmgr_div_intersig_mubi":{"max_time":1.4,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_jitter_config_mubi":{"tests":{"clkmgr_csr_rw":{"max_time":1.14,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_idle_ctr_redun":{"tests":{"clkmgr_sec_cm":{"max_time":3.03,"sim_time":0.0,"passed":2,"total":5,"percent":40.0}},"passed":2,"total":5,"percent":40.0},"sec_cm_meas_config_regwen":{"tests":{"clkmgr_csr_rw":{"max_time":1.14,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_clk_ctrl_config_regwen":{"tests":{"clkmgr_csr_rw":{"max_time":1.14,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"prim_count_check":{"tests":{"clkmgr_sec_cm":{"max_time":3.03,"sim_time":0.0,"passed":2,"total":5,"percent":40.0}},"passed":2,"total":5,"percent":40.0}},"passed":574,"total":585,"percent":98.11965811965813},"V3":{"testpoints":{"regwen":{"tests":{"clkmgr_regwen":{"max_time":4.64,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"stress_all_with_rand_reset":{"tests":{"clkmgr_stress_all_with_rand_reset":{"max_time":127.17,"sim_time":0.0,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0}},"coverage":{"code":{"block":null,"line_statement":99.34,"branch":99.17,"condition_expression":96.22,"toggle":100.0,"fsm":100.0},"assertion":96.47,"functional":87.82},"cov_report_page":"/nightly/current_run/scratch/master/clkmgr-sim-vcs/cov_report/dashboard.html","failed_jobs":{"buckets":{"UVM_ERROR (cip_base_vseq.sv:1022) virtual_sequencer [clkmgr_common_vseq] expect alert:fatal_fault to fire":[{"name":"clkmgr_sec_cm","qual_name":"0.clkmgr_sec_cm.26047544083498945268168244427228842722347825285993028552109581540856660485040","seed":26047544083498945268168244427228842722347825285993028552109581540856660485040,"line":94,"log_path":"/nightly/current_run/scratch/master/clkmgr-sim-vcs/0.clkmgr_sec_cm/latest/run.log","log_context":["UVM_ERROR @  21760714 ps: (cip_base_vseq.sv:1022) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.clkmgr_common_vseq] expect alert:fatal_fault to fire\n","UVM_INFO @  21760714 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"clkmgr_sec_cm","qual_name":"1.clkmgr_sec_cm.115382598454753475611760638480665436416693931182509808284268783154420710160495","seed":115382598454753475611760638480665436416693931182509808284268783154420710160495,"line":99,"log_path":"/nightly/current_run/scratch/master/clkmgr-sim-vcs/1.clkmgr_sec_cm/latest/run.log","log_context":["UVM_ERROR @  49449345 ps: (cip_base_vseq.sv:1022) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.clkmgr_common_vseq] expect alert:fatal_fault to fire\n","UVM_INFO @  49449345 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"clkmgr_sec_cm","qual_name":"3.clkmgr_sec_cm.58883759579895461069214775510288047193475750349467036772476804320061177028160","seed":58883759579895461069214775510288047193475750349467036772476804320061177028160,"line":128,"log_path":"/nightly/current_run/scratch/master/clkmgr-sim-vcs/3.clkmgr_sec_cm/latest/run.log","log_context":["UVM_ERROR @ 184477563 ps: (cip_base_vseq.sv:1022) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.clkmgr_common_vseq] expect alert:fatal_fault to fire\n","UVM_INFO @ 184477563 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (clkmgr_extclk_vseq.sv:99) [clkmgr_extclk_vseq] Check failed exp_all_clk_byp_ack == rd_data (* [*] vs * [*]) extclk_status mismatch":[{"name":"clkmgr_clk_handshake_intersig_mubi","qual_name":"10.clkmgr_clk_handshake_intersig_mubi.59673607478441673210975584852756351268924467460311347945915712861976232907","seed":59673607478441673210975584852756351268924467460311347945915712861976232907,"line":74,"log_path":"/nightly/current_run/scratch/master/clkmgr-sim-vcs/10.clkmgr_clk_handshake_intersig_mubi/latest/run.log","log_context":["UVM_ERROR @   6850631 ps: (clkmgr_extclk_vseq.sv:99) [uvm_test_top.env.virtual_sequencer.clkmgr_extclk_vseq] Check failed exp_all_clk_byp_ack == rd_data (11 [0xb] vs 9 [0x9]) extclk_status mismatch\n","UVM_INFO @   6850631 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"clkmgr_clk_handshake_intersig_mubi","qual_name":"44.clkmgr_clk_handshake_intersig_mubi.50813678410120079386477214679830348243665930885757983357386641317263232571457","seed":50813678410120079386477214679830348243665930885757983357386641317263232571457,"line":74,"log_path":"/nightly/current_run/scratch/master/clkmgr-sim-vcs/44.clkmgr_clk_handshake_intersig_mubi/latest/run.log","log_context":["UVM_ERROR @   8156472 ps: (clkmgr_extclk_vseq.sv:99) [uvm_test_top.env.virtual_sequencer.clkmgr_extclk_vseq] Check failed exp_all_clk_byp_ack == rd_data (7 [0x7] vs 9 [0x9]) extclk_status mismatch\n","UVM_INFO @   8156472 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"Offending '(lc_clk_byp_req || (io_clk_byp_req_o != MuBi4False))'":[{"name":"clkmgr_stress_all_with_rand_reset","qual_name":"31.clkmgr_stress_all_with_rand_reset.19299780829180967875693102063231427368765273881447420814223441257138078936977","seed":19299780829180967875693102063231427368765273881447420814223441257138078936977,"line":103,"log_path":"/nightly/current_run/scratch/master/clkmgr-sim-vcs/31.clkmgr_stress_all_with_rand_reset/latest/run.log","log_context":["\tOffending '(lc_clk_byp_req || (io_clk_byp_req_o != MuBi4False))'\n","UVM_ERROR @  90210182 ps: (clkmgr_extclk_sva_if.sv:41) [ASSERT FAILED] IoClkBypReqFall_A\n","UVM_INFO @  90210182 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}]}},"passed":1443,"total":1455,"percent":99.17525773195877}