{"block":{"name":"lc_ctrl","variant":"volatile_unlock_enabled","commit":"2a8108389bd1d8900602f168b9f28b658865e3c6","commit_short":"2a81083","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/2a8108389bd1d8900602f168b9f28b658865e3c6","revision_info":"GitHub Revision: [`2a81083`](https://github.com/lowrisc/opentitan/tree/2a8108389bd1d8900602f168b9f28b658865e3c6)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-03-22T00:11:46Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/lc_ctrl_volatile_unlock_enabled/data/lc_ctrl_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"lc_ctrl_smoke":{"max_time":5.69,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"csr_hw_reset":{"tests":{"lc_ctrl_csr_hw_reset":{"max_time":1.13,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_rw":{"tests":{"lc_ctrl_csr_rw":{"max_time":1.23,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"csr_bit_bash":{"tests":{"lc_ctrl_csr_bit_bash":{"max_time":2.4,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_aliasing":{"tests":{"lc_ctrl_csr_aliasing":{"max_time":1.28,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"lc_ctrl_csr_mem_rw_with_rand_reset":{"max_time":1.95,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"lc_ctrl_csr_rw":{"max_time":1.23,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"lc_ctrl_csr_aliasing":{"max_time":1.28,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0}},"passed":130,"total":130,"percent":100.0},"V2":{"testpoints":{"state_post_trans":{"tests":{"lc_ctrl_state_post_trans":{"max_time":10.94,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"regwen_during_op":{"tests":{"lc_ctrl_regwen_during_op":{"max_time":18.58,"sim_time":0.0,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"rand_wr_claim_transition_if":{"tests":{"lc_ctrl_claim_transition_if":{"max_time":1.22,"sim_time":0.0,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"lc_prog_failure":{"tests":{"lc_ctrl_prog_failure":{"max_time":4.84,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"lc_state_failure":{"tests":{"lc_ctrl_state_failure":{"max_time":13.03,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"lc_errors":{"tests":{"lc_ctrl_errors":{"max_time":12.82,"sim_time":0.0,"passed":47,"total":50,"percent":94.0}},"passed":47,"total":50,"percent":94.0},"security_escalation":{"tests":{"lc_ctrl_state_failure":{"max_time":13.03,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"lc_ctrl_prog_failure":{"max_time":4.84,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"lc_ctrl_errors":{"max_time":12.82,"sim_time":0.0,"passed":47,"total":50,"percent":94.0},"lc_ctrl_security_escalation":{"max_time":11.35,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"lc_ctrl_jtag_state_failure":{"max_time":70.83,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"lc_ctrl_jtag_prog_failure":{"max_time":16.84,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"lc_ctrl_jtag_errors":{"max_time":72.23,"sim_time":0.0,"passed":19,"total":20,"percent":95.0}},"passed":256,"total":260,"percent":98.46153846153847},"jtag_access":{"tests":{"lc_ctrl_jtag_csr_hw_reset":{"max_time":2.62,"sim_time":0.0,"passed":10,"total":10,"percent":100.0},"lc_ctrl_jtag_csr_rw":{"max_time":2.68,"sim_time":0.0,"passed":10,"total":10,"percent":100.0},"lc_ctrl_jtag_csr_bit_bash":{"max_time":42.31,"sim_time":0.0,"passed":10,"total":10,"percent":100.0},"lc_ctrl_jtag_csr_aliasing":{"max_time":14.7,"sim_time":0.0,"passed":10,"total":10,"percent":100.0},"lc_ctrl_jtag_same_csr_outstanding":{"max_time":1.71,"sim_time":0.0,"passed":10,"total":10,"percent":100.0},"lc_ctrl_jtag_csr_mem_rw_with_rand_reset":{"max_time":6.01,"sim_time":0.0,"passed":10,"total":10,"percent":100.0},"lc_ctrl_jtag_alert_test":{"max_time":1.74,"sim_time":0.0,"passed":10,"total":10,"percent":100.0},"lc_ctrl_jtag_smoke":{"max_time":10.72,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"lc_ctrl_jtag_state_post_trans":{"max_time":33.34,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"lc_ctrl_jtag_prog_failure":{"max_time":16.84,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"lc_ctrl_jtag_errors":{"max_time":72.23,"sim_time":0.0,"passed":19,"total":20,"percent":95.0},"lc_ctrl_jtag_access":{"max_time":26.12,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"lc_ctrl_jtag_regwen_during_op":{"max_time":29.22,"sim_time":0.0,"passed":10,"total":10,"percent":100.0}},"passed":209,"total":210,"percent":99.52380952380952},"jtag_priority":{"tests":{"lc_ctrl_jtag_priority":{"max_time":16.88,"sim_time":0.0,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"lc_ctrl_volatile_unlock":{"tests":{"lc_ctrl_volatile_unlock_smoke":{"max_time":1.53,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"stress_all":{"tests":{"lc_ctrl_stress_all":{"max_time":433.81,"sim_time":0.0,"passed":48,"total":50,"percent":96.0}},"passed":48,"total":50,"percent":96.0},"alert_test":{"tests":{"lc_ctrl_alert_test":{"max_time":1.69,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"lc_ctrl_tl_errors":{"max_time":4.12,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_illegal_access":{"tests":{"lc_ctrl_tl_errors":{"max_time":4.12,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_outstanding_access":{"tests":{"lc_ctrl_csr_hw_reset":{"max_time":1.13,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"lc_ctrl_csr_rw":{"max_time":1.23,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"lc_ctrl_csr_aliasing":{"max_time":1.28,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"lc_ctrl_same_csr_outstanding":{"max_time":2.01,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_partial_access":{"tests":{"lc_ctrl_csr_hw_reset":{"max_time":1.13,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"lc_ctrl_csr_rw":{"max_time":1.23,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"lc_ctrl_csr_aliasing":{"max_time":1.28,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"lc_ctrl_same_csr_outstanding":{"max_time":2.01,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":980,"total":990,"percent":98.98989898989899},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"lc_ctrl_tl_intg_err":{"max_time":3.31,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"lc_ctrl_sec_cm":{"max_time":11.1,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"lc_ctrl_tl_intg_err":{"max_time":3.31,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_transition_config_regwen":{"tests":{"lc_ctrl_regwen_during_op":{"max_time":18.58,"sim_time":0.0,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"sec_cm_manuf_state_sparse":{"tests":{"lc_ctrl_state_failure":{"max_time":13.03,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"lc_ctrl_sec_cm":{"max_time":11.1,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":55,"total":55,"percent":100.0},"sec_cm_transition_ctr_sparse":{"tests":{"lc_ctrl_state_failure":{"max_time":13.03,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"lc_ctrl_sec_cm":{"max_time":11.1,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":55,"total":55,"percent":100.0},"sec_cm_manuf_state_bkgn_chk":{"tests":{"lc_ctrl_state_failure":{"max_time":13.03,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"lc_ctrl_sec_cm":{"max_time":11.1,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":55,"total":55,"percent":100.0},"sec_cm_transition_ctr_bkgn_chk":{"tests":{"lc_ctrl_state_failure":{"max_time":13.03,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"lc_ctrl_sec_cm":{"max_time":11.1,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":55,"total":55,"percent":100.0},"sec_cm_state_config_sparse":{"tests":{"lc_ctrl_state_failure":{"max_time":13.03,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"lc_ctrl_sec_cm":{"max_time":11.1,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":55,"total":55,"percent":100.0},"sec_cm_main_fsm_sparse":{"tests":{"lc_ctrl_state_failure":{"max_time":13.03,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"lc_ctrl_sec_cm":{"max_time":11.1,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":55,"total":55,"percent":100.0},"sec_cm_kmac_fsm_sparse":{"tests":{"lc_ctrl_state_failure":{"max_time":13.03,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"lc_ctrl_sec_cm":{"max_time":11.1,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":55,"total":55,"percent":100.0},"sec_cm_main_fsm_local_esc":{"tests":{"lc_ctrl_state_failure":{"max_time":13.03,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"lc_ctrl_sec_cm":{"max_time":11.1,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":55,"total":55,"percent":100.0},"sec_cm_main_fsm_global_esc":{"tests":{"lc_ctrl_security_escalation":{"max_time":11.35,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_main_ctrl_flow_consistency":{"tests":{"lc_ctrl_state_post_trans":{"max_time":10.94,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"lc_ctrl_jtag_state_post_trans":{"max_time":33.34,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":70,"total":70,"percent":100.0},"sec_cm_intersig_mubi":{"tests":{"lc_ctrl_sec_mubi":{"max_time":14.87,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_token_valid_ctrl_mubi":{"tests":{"lc_ctrl_sec_mubi":{"max_time":14.87,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_token_digest":{"tests":{"lc_ctrl_sec_token_digest":{"max_time":14.12,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_token_mux_ctrl_redun":{"tests":{"lc_ctrl_sec_token_mux":{"max_time":13.05,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_token_valid_mux_redun":{"tests":{"lc_ctrl_sec_token_mux":{"max_time":13.05,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":865,"total":865,"percent":100.0},"V3":{"testpoints":{"stress_all_with_rand_reset":{"tests":{"lc_ctrl_stress_all_with_rand_reset":{"max_time":141.47,"sim_time":0.0,"passed":24,"total":50,"percent":48.0}},"passed":24,"total":50,"percent":48.0}},"passed":24,"total":50,"percent":48.0}},"coverage":{"code":{"block":null,"line_statement":97.24,"branch":94.21,"condition_expression":81.84,"toggle":89.54,"fsm":68.22},"assertion":94.13,"functional":96.26},"cov_report_page":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/cov_report/dashboard.html","failed_jobs":{"buckets":{"UVM_ERROR (lc_ctrl_errors_vseq.sv:768) [lc_ctrl_lc_errors_vseq] Check failed nvm_rma_error_act == nvm_rma_error_exp (* [*] vs * [*])":[{"name":"lc_ctrl_stress_all","qual_name":"2.lc_ctrl_stress_all.66413008963327439747738043536148552619875614993846242126090700684958975417261","seed":66413008963327439747738043536148552619875614993846242126090700684958975417261,"line":6837,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/2.lc_ctrl_stress_all/latest/run.log","log_context":["UVM_ERROR @ 21320492390 ps: (lc_ctrl_errors_vseq.sv:768) [uvm_test_top.env.virtual_sequencer.lc_ctrl_lc_errors_vseq] Check failed nvm_rma_error_act == nvm_rma_error_exp (0 [0x0] vs 1 [0x1]) \n","UVM_INFO @ 21320492390 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_jtag_errors","qual_name":"6.lc_ctrl_jtag_errors.11830614564690317286987657603220119175219072646969139650839837301573977068657","seed":11830614564690317286987657603220119175219072646969139650839837301573977068657,"line":2270,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/6.lc_ctrl_jtag_errors/latest/run.log","log_context":["UVM_ERROR @ 1393701860 ps: (lc_ctrl_errors_vseq.sv:768) [uvm_test_top.env.virtual_sequencer.lc_ctrl_lc_errors_vseq] Check failed nvm_rma_error_act == nvm_rma_error_exp (0 [0x0] vs 1 [0x1]) \n","UVM_INFO @ 1393701860 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_errors","qual_name":"24.lc_ctrl_errors.19820479888952985919413435455592030564237147189819634327244202400852602115532","seed":19820479888952985919413435455592030564237147189819634327244202400852602115532,"line":581,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/24.lc_ctrl_errors/latest/run.log","log_context":["UVM_ERROR @  66692075 ps: (lc_ctrl_errors_vseq.sv:768) [uvm_test_top.env.virtual_sequencer.lc_ctrl_lc_errors_vseq] Check failed nvm_rma_error_act == nvm_rma_error_exp (0 [0x0] vs 1 [0x1]) \n","UVM_INFO @  66692075 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all","qual_name":"25.lc_ctrl_stress_all.49204310243554007614280157527791237726577233051724798982097288567595050704494","seed":49204310243554007614280157527791237726577233051724798982097288567595050704494,"line":8379,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/25.lc_ctrl_stress_all/latest/run.log","log_context":["UVM_ERROR @ 17655793973 ps: (lc_ctrl_errors_vseq.sv:768) [uvm_test_top.env.virtual_sequencer.lc_ctrl_lc_errors_vseq] Check failed nvm_rma_error_act == nvm_rma_error_exp (0 [0x0] vs 1 [0x1]) \n","UVM_INFO @ 17655793973 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"25.lc_ctrl_stress_all_with_rand_reset.15233864369777839698762471986252623631116748339646196604071903130446009970114","seed":15233864369777839698762471986252623631116748339646196604071903130446009970114,"line":5269,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/25.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 7859999066 ps: (lc_ctrl_errors_vseq.sv:768) [uvm_test_top.env.virtual_sequencer.lc_ctrl_lc_errors_vseq] Check failed nvm_rma_error_act == nvm_rma_error_exp (0 [0x0] vs 1 [0x1]) \n","UVM_INFO @ 7859999066 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_errors","qual_name":"34.lc_ctrl_errors.106474210669930423768080190829719340088733337915972423906973610092487316132453","seed":106474210669930423768080190829719340088733337915972423906973610092487316132453,"line":528,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/34.lc_ctrl_errors/latest/run.log","log_context":["UVM_ERROR @ 113969831 ps: (lc_ctrl_errors_vseq.sv:768) [uvm_test_top.env.virtual_sequencer.lc_ctrl_lc_errors_vseq] Check failed nvm_rma_error_act == nvm_rma_error_exp (0 [0x0] vs 1 [0x1]) \n","UVM_INFO @ 113969831 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_errors","qual_name":"44.lc_ctrl_errors.38244781188263404507349399851587172815985280869565714668455070235457277030540","seed":38244781188263404507349399851587172815985280869565714668455070235457277030540,"line":2757,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/44.lc_ctrl_errors/latest/run.log","log_context":["UVM_ERROR @ 349132148 ps: (lc_ctrl_errors_vseq.sv:768) [uvm_test_top.env.virtual_sequencer.lc_ctrl_lc_errors_vseq] Check failed nvm_rma_error_act == nvm_rma_error_exp (0 [0x0] vs 1 [0x1]) \n","UVM_INFO @ 349132148 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_vseq.sv:1236) [lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"5.lc_ctrl_stress_all_with_rand_reset.83360244661032903155522110954986397605589556873202893213465967057582578276847","seed":83360244661032903155522110954986397605589556873202893213465967057582578276847,"line":11816,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/5.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 3322217215 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 3322217215 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"8.lc_ctrl_stress_all_with_rand_reset.27979745117965724196194249332782963238032835683557055703261789339494913460157","seed":27979745117965724196194249332782963238032835683557055703261789339494913460157,"line":3063,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/8.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 2433335947 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 2433335947 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"10.lc_ctrl_stress_all_with_rand_reset.65490101899282480405123849198700406270516187593404438258967314156165674488100","seed":65490101899282480405123849198700406270516187593404438258967314156165674488100,"line":2248,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/10.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 12454857573 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 12454857573 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"11.lc_ctrl_stress_all_with_rand_reset.109982331540287027125594158105355273877161429799832302359299465729125630115925","seed":109982331540287027125594158105355273877161429799832302359299465729125630115925,"line":6014,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/11.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 1463289889 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 1463289889 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"14.lc_ctrl_stress_all_with_rand_reset.108657808533442202020380603230834866480869284505463073755686471548069434380358","seed":108657808533442202020380603230834866480869284505463073755686471548069434380358,"line":5420,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/14.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 2684646720 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 2684646720 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"15.lc_ctrl_stress_all_with_rand_reset.49017406040121645856397867625695975592217404591846607937143865852306190149204","seed":49017406040121645856397867625695975592217404591846607937143865852306190149204,"line":5330,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/15.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 2127055089 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 2127055089 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"17.lc_ctrl_stress_all_with_rand_reset.39438784733949168023725000611038366625784897610774527692090175929278372645660","seed":39438784733949168023725000611038366625784897610774527692090175929278372645660,"line":3285,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/17.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 12762079383 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10003 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 12762079383 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"19.lc_ctrl_stress_all_with_rand_reset.57176343506846384222581396902416362541650397099773650854847994779115165803154","seed":57176343506846384222581396902416362541650397099773650854847994779115165803154,"line":1621,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/19.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 8505344276 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 8505344276 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"20.lc_ctrl_stress_all_with_rand_reset.98262998565877253814481298505685610661156744253924718512587544509124602639706","seed":98262998565877253814481298505685610661156744253924718512587544509124602639706,"line":2013,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/20.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 1018571787 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 1018571787 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"21.lc_ctrl_stress_all_with_rand_reset.107539994891150158045125419996402603270248096279136065453449062821186232162926","seed":107539994891150158045125419996402603270248096279136065453449062821186232162926,"line":806,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/21.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 478369406 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 478369406 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"22.lc_ctrl_stress_all_with_rand_reset.79043338557745029497872133933218246295484657270973912357770775612684874610122","seed":79043338557745029497872133933218246295484657270973912357770775612684874610122,"line":2191,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/22.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 3401198951 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 3401198951 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"26.lc_ctrl_stress_all_with_rand_reset.23812286522241018980446121095280038959650197541150824173278383676970513006500","seed":23812286522241018980446121095280038959650197541150824173278383676970513006500,"line":992,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/26.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 1456771858 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 1456771858 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"27.lc_ctrl_stress_all_with_rand_reset.98112699145933597688431953198938123581708376556153186195171402904435640411648","seed":98112699145933597688431953198938123581708376556153186195171402904435640411648,"line":7268,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/27.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 27113488665 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 27113488665 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"31.lc_ctrl_stress_all_with_rand_reset.110520303287856438948099333619171216377452906087695338570081022697123344047289","seed":110520303287856438948099333619171216377452906087695338570081022697123344047289,"line":709,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/31.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 6024023313 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10003 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 6024023313 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"32.lc_ctrl_stress_all_with_rand_reset.101980370263944753725183549034044718851964487049301272908426501294354378160675","seed":101980370263944753725183549034044718851964487049301272908426501294354378160675,"line":1597,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/32.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 6305416622 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 6305416622 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"33.lc_ctrl_stress_all_with_rand_reset.61099204661697664297913623633264806053788953021820121613360456450896029619298","seed":61099204661697664297913623633264806053788953021820121613360456450896029619298,"line":3510,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/33.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 3825183121 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 3825183121 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"34.lc_ctrl_stress_all_with_rand_reset.17172441603663812148928870874700034443382608028993421497505638571548918744612","seed":17172441603663812148928870874700034443382608028993421497505638571548918744612,"line":2201,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/34.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 12868218911 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 12868218911 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"36.lc_ctrl_stress_all_with_rand_reset.16684045296571257297238443124354698432766884584784727293700992334181564692","seed":16684045296571257297238443124354698432766884584784727293700992334181564692,"line":5139,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/36.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 3497822902 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 3497822902 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"37.lc_ctrl_stress_all_with_rand_reset.23752655868363208679082122766357108067006165581372679304956582918319201841528","seed":23752655868363208679082122766357108067006165581372679304956582918319201841528,"line":9671,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/37.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 8560972113 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 8560972113 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"39.lc_ctrl_stress_all_with_rand_reset.108952538714838215723227748528616706509696761297272332905481829977823461189658","seed":108952538714838215723227748528616706509696761297272332905481829977823461189658,"line":166,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/39.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 1550154456 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 1550154456 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"44.lc_ctrl_stress_all_with_rand_reset.6511482615815970264454482129533264223268712842770990018039269791512581133759","seed":6511482615815970264454482129533264223268712842770990018039269791512581133759,"line":199,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/44.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 407536668 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 407536668 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"45.lc_ctrl_stress_all_with_rand_reset.76832169618383438170830749198438356098967371355319863761943519377712265788323","seed":76832169618383438170830749198438356098967371355319863761943519377712265788323,"line":5231,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/45.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 2475816003 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 2475816003 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"46.lc_ctrl_stress_all_with_rand_reset.28500899449057307766034070141419549607919404235974508621757664558390915124582","seed":28500899449057307766034070141419549607919404235974508621757664558390915124582,"line":929,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/46.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 3428411870 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.lc_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 3428411870 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_vseq.sv:912) virtual_sequencer [Alert %0s fired unexpectedly.] fatal_state_error":[{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"16.lc_ctrl_stress_all_with_rand_reset.3545188543505725027805640843581090594563173168951268713726675932966317687830","seed":3545188543505725027805640843581090594563173168951268713726675932966317687830,"line":21127,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/16.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 5660668344 ps: (cip_base_vseq.sv:912) uvm_test_top.env.virtual_sequencer [Alert %0s fired unexpectedly.] fatal_state_error\n","UVM_INFO @ 5660668344 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"lc_ctrl_stress_all_with_rand_reset","qual_name":"42.lc_ctrl_stress_all_with_rand_reset.73594329033890006444568000405942845622821143528336254775547879561319145593388","seed":73594329033890006444568000405942845622821143528336254775547879561319145593388,"line":15583,"log_path":"/nightly/current_run/scratch/master/lc_ctrl_volatile_unlock_enabled-sim-vcs/42.lc_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 3627778061 ps: (cip_base_vseq.sv:912) uvm_test_top.env.virtual_sequencer [Alert %0s fired unexpectedly.] fatal_state_error\n","UVM_INFO @ 3627778061 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":1999,"total":2035,"percent":98.23095823095824}