{"block":{"name":"sram_ctrl","variant":"ret","commit":"4a305de5bc41babedc480ac19fa1f67c26b17362","commit_short":"4a305de","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/4a305de5bc41babedc480ac19fa1f67c26b17362","revision_info":"GitHub Revision: [`4a305de`](https://github.com/lowrisc/opentitan/tree/4a305de5bc41babedc480ac19fa1f67c26b17362)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-04-12T00:11:27Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/sram_ctrl_ret/data/sram_ctrl_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"sram_ctrl_smoke":{"max_time":87.85,"sim_time":500.78364899999997,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"csr_hw_reset":{"tests":{"sram_ctrl_csr_hw_reset":{"max_time":1.03,"sim_time":38.157724,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_rw":{"tests":{"sram_ctrl_csr_rw":{"max_time":1.09,"sim_time":16.709509999999998,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"csr_bit_bash":{"tests":{"sram_ctrl_csr_bit_bash":{"max_time":2.45,"sim_time":530.070057,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_aliasing":{"tests":{"sram_ctrl_csr_aliasing":{"max_time":1.05,"sim_time":31.335132,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"sram_ctrl_csr_mem_rw_with_rand_reset":{"max_time":2.25,"sim_time":136.12329,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"sram_ctrl_csr_rw":{"max_time":1.09,"sim_time":16.709509999999998,"passed":20,"total":20,"percent":100.0},"sram_ctrl_csr_aliasing":{"max_time":1.05,"sim_time":31.335132,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"mem_walk":{"tests":{"sram_ctrl_mem_walk":{"max_time":14.03,"sim_time":2288.716622,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"mem_partial_access":{"tests":{"sram_ctrl_mem_partial_access":{"max_time":7.07,"sim_time":840.352807,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":205,"total":205,"percent":100.0},"V2":{"testpoints":{"multiple_keys":{"tests":{"sram_ctrl_multiple_keys":{"max_time":1446.22,"sim_time":51040.878925,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"stress_pipeline":{"tests":{"sram_ctrl_stress_pipeline":{"max_time":371.25,"sim_time":8526.58735,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"bijection":{"tests":{"sram_ctrl_bijection":{"max_time":69.13,"sim_time":18510.809526,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"access_during_key_req":{"tests":{"sram_ctrl_access_during_key_req":{"max_time":1460.3,"sim_time":20396.732785999997,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"lc_escalation":{"tests":{"sram_ctrl_lc_escalation":{"max_time":15.82,"sim_time":2244.194377,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"executable":{"tests":{"sram_ctrl_executable":{"max_time":1468.19,"sim_time":110530.259082,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"partial_access":{"tests":{"sram_ctrl_partial_access":{"max_time":101.91,"sim_time":712.242573,"passed":50,"total":50,"percent":100.0},"sram_ctrl_partial_access_b2b":{"max_time":538.19,"sim_time":74463.89825900001,"passed":50,"total":50,"percent":100.0}},"passed":100,"total":100,"percent":100.0},"max_throughput":{"tests":{"sram_ctrl_max_throughput":{"max_time":95.8,"sim_time":522.6562739999999,"passed":50,"total":50,"percent":100.0},"sram_ctrl_throughput_w_partial_write":{"max_time":102.5,"sim_time":580.19803,"passed":50,"total":50,"percent":100.0},"sram_ctrl_throughput_w_readback":{"max_time":95.78,"sim_time":299.404029,"passed":50,"total":50,"percent":100.0}},"passed":150,"total":150,"percent":100.0},"regwen":{"tests":{"sram_ctrl_regwen":{"max_time":1572.52,"sim_time":68435.39784399999,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"ram_cfg":{"tests":{"sram_ctrl_ram_cfg":{"max_time":1.26,"sim_time":37.805211,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"stress_all":{"tests":{"sram_ctrl_stress_all":{"max_time":4512.56,"sim_time":60436.535201,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"alert_test":{"tests":{"sram_ctrl_alert_test":{"max_time":1.05,"sim_time":14.903865,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"sram_ctrl_tl_errors":{"max_time":5.63,"sim_time":298.289666,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_illegal_access":{"tests":{"sram_ctrl_tl_errors":{"max_time":5.63,"sim_time":298.289666,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_outstanding_access":{"tests":{"sram_ctrl_csr_hw_reset":{"max_time":1.03,"sim_time":38.157724,"passed":5,"total":5,"percent":100.0},"sram_ctrl_csr_rw":{"max_time":1.09,"sim_time":16.709509999999998,"passed":20,"total":20,"percent":100.0},"sram_ctrl_csr_aliasing":{"max_time":1.05,"sim_time":31.335132,"passed":5,"total":5,"percent":100.0},"sram_ctrl_same_csr_outstanding":{"max_time":1.17,"sim_time":23.061015,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_partial_access":{"tests":{"sram_ctrl_csr_hw_reset":{"max_time":1.03,"sim_time":38.157724,"passed":5,"total":5,"percent":100.0},"sram_ctrl_csr_rw":{"max_time":1.09,"sim_time":16.709509999999998,"passed":20,"total":20,"percent":100.0},"sram_ctrl_csr_aliasing":{"max_time":1.05,"sim_time":31.335132,"passed":5,"total":5,"percent":100.0},"sram_ctrl_same_csr_outstanding":{"max_time":1.17,"sim_time":23.061015,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":820,"total":820,"percent":100.0},"V2S":{"testpoints":{"passthru_mem_tl_intg_err":{"tests":{"sram_ctrl_passthru_mem_tl_intg_err":{"max_time":5.16,"sim_time":582.197821,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_intg_err":{"tests":{"sram_ctrl_sec_cm":{"max_time":1.15,"sim_time":7.196383,"passed":0,"total":5,"percent":0.0},"sram_ctrl_tl_intg_err":{"max_time":3.72,"sim_time":341.137624,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":25,"percent":80.0},"prim_count_check":{"tests":{"sram_ctrl_sec_cm":{"max_time":1.15,"sim_time":7.196383,"passed":0,"total":5,"percent":0.0}},"passed":0,"total":5,"percent":0.0},"sec_cm_bus_integrity":{"tests":{"sram_ctrl_tl_intg_err":{"max_time":3.72,"sim_time":341.137624,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_ctrl_config_regwen":{"tests":{"sram_ctrl_regwen":{"max_time":1572.52,"sim_time":68435.39784399999,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_readback_config_regwen":{"tests":{"sram_ctrl_regwen":{"max_time":1572.52,"sim_time":68435.39784399999,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_exec_config_regwen":{"tests":{"sram_ctrl_csr_rw":{"max_time":1.09,"sim_time":16.709509999999998,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_exec_config_mubi":{"tests":{"sram_ctrl_executable":{"max_time":1468.19,"sim_time":110530.259082,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_exec_intersig_mubi":{"tests":{"sram_ctrl_executable":{"max_time":1468.19,"sim_time":110530.259082,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_lc_hw_debug_en_intersig_mubi":{"tests":{"sram_ctrl_executable":{"max_time":1468.19,"sim_time":110530.259082,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_lc_escalate_en_intersig_mubi":{"tests":{"sram_ctrl_lc_escalation":{"max_time":15.82,"sim_time":2244.194377,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_prim_ram_ctrl_mubi":{"tests":{"sram_ctrl_mubi_enc_err":{"max_time":1.48,"sim_time":81.97136400000001,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"sec_cm_mem_integrity":{"tests":{"sram_ctrl_passthru_mem_tl_intg_err":{"max_time":5.16,"sim_time":582.197821,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_mem_readback":{"tests":{"sram_ctrl_readback_err":{"max_time":1.55,"sim_time":70.771629,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_mem_scramble":{"tests":{"sram_ctrl_smoke":{"max_time":87.85,"sim_time":500.78364899999997,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_addr_scramble":{"tests":{"sram_ctrl_smoke":{"max_time":87.85,"sim_time":500.78364899999997,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_instr_bus_lc_gated":{"tests":{"sram_ctrl_executable":{"max_time":1468.19,"sim_time":110530.259082,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_ram_tl_lc_gate_fsm_sparse":{"tests":{"sram_ctrl_sec_cm":{"max_time":1.15,"sim_time":7.196383,"passed":0,"total":5,"percent":0.0}},"passed":0,"total":5,"percent":0.0},"sec_cm_key_global_esc":{"tests":{"sram_ctrl_lc_escalation":{"max_time":15.82,"sim_time":2244.194377,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_key_local_esc":{"tests":{"sram_ctrl_sec_cm":{"max_time":1.15,"sim_time":7.196383,"passed":0,"total":5,"percent":0.0}},"passed":0,"total":5,"percent":0.0},"sec_cm_init_ctr_redun":{"tests":{"sram_ctrl_sec_cm":{"max_time":1.15,"sim_time":7.196383,"passed":0,"total":5,"percent":0.0}},"passed":0,"total":5,"percent":0.0},"sec_cm_scramble_key_sideload":{"tests":{"sram_ctrl_smoke":{"max_time":87.85,"sim_time":500.78364899999997,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_tlul_fifo_ctr_redun":{"tests":{"sram_ctrl_sec_cm":{"max_time":1.15,"sim_time":7.196383,"passed":0,"total":5,"percent":0.0}},"passed":0,"total":5,"percent":0.0}},"passed":359,"total":365,"percent":98.35616438356165},"V3":{"testpoints":{"stress_all_with_rand_reset":{"tests":{"sram_ctrl_stress_all_with_rand_reset":{"max_time":576.67,"sim_time":3473.1991660000003,"passed":48,"total":50,"percent":96.0}},"passed":48,"total":50,"percent":96.0}},"passed":48,"total":50,"percent":96.0}},"coverage":{"code":{"block":null,"line_statement":99.13,"branch":98.1,"condition_expression":92.18,"toggle":89.35,"fsm":100.0},"assertion":95.88,"functional":98.33},"cov_report_page":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/cov_report/dashboard.html","failed_jobs":{"buckets":{"UVM_ERROR (csr_utils_pkg.sv:456) [csr_utils_pkg::csr_rd_check.isolation_fork.unnamed$$_*] Check failed obs == exp (* [*] vs * [*]) Regname: sram_ctrl_regs_reg_block.status.init_error reset value: *":[{"name":"sram_ctrl_sec_cm","qual_name":"0.sram_ctrl_sec_cm.26378075561668398672547878895202045843499163367912993989739858743551325632281","seed":26378075561668398672547878895202045843499163367912993989739858743551325632281,"line":105,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/0.sram_ctrl_sec_cm/latest/run.log","log_context":["UVM_INFO @   7196383 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_sec_cm","qual_name":"1.sram_ctrl_sec_cm.70830135380892785820498106996037239515479240107361993310612561526522378502810","seed":70830135380892785820498106996037239515479240107361993310612561526522378502810,"line":100,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/1.sram_ctrl_sec_cm/latest/run.log","log_context":["UVM_INFO @  20118657 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_sec_cm","qual_name":"3.sram_ctrl_sec_cm.7526973049009006787897690133592317706816862926441078492103705608951481730681","seed":7526973049009006787897690133592317706816862926441078492103705608951481730681,"line":99,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/3.sram_ctrl_sec_cm/latest/run.log","log_context":["UVM_INFO @  15711260 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_sec_cm","qual_name":"4.sram_ctrl_sec_cm.6992756123613240816670657402883484180251517769409198132223261401828016505928","seed":6992756123613240816670657402883484180251517769409198132223261401828016505928,"line":99,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/4.sram_ctrl_sec_cm/latest/run.log","log_context":["UVM_INFO @  20714233 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"Offending '(!$isunknown(rdata_o))'":[{"name":"sram_ctrl_sec_cm","qual_name":"2.sram_ctrl_sec_cm.26641593239095291042661767030823142870900922659307116229488849688320936528151","seed":26641593239095291042661767030823142870900922659307116229488849688320936528151,"line":99,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/2.sram_ctrl_sec_cm/latest/run.log","log_context":["UVM_ERROR @   5370411 ps: (prim_fifo_sync.sv:224) [ASSERT FAILED] DataKnown_A\n","UVM_INFO @   5370411 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}],"UVM_ERROR (cip_base_vseq.sv:1236) [sram_ctrl_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"sram_ctrl_stress_all_with_rand_reset","qual_name":"21.sram_ctrl_stress_all_with_rand_reset.112535523174391899159467939588464223374235683180939090343480519729034232005770","seed":112535523174391899159467939588464223374235683180939090343480519729034232005770,"line":368,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/21.sram_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 8323398171 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_stress_all_with_rand_reset","qual_name":"43.sram_ctrl_stress_all_with_rand_reset.23411418434351375027508788999415851677192824070782945132778065338200198459983","seed":23411418434351375027508788999415851677192824070782945132778065338200198459983,"line":223,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/43.sram_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 5768758182 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_scoreboard.sv:575) scoreboard [scoreboard] On interface sram_ctrl_prim_reg_block, item had unexpected d_error value(predicted *, but saw *).":[{"name":"sram_ctrl_mubi_enc_err","qual_name":"38.sram_ctrl_mubi_enc_err.62229534977457701991848480765834717793285141079529954791201887623052956585652","seed":62229534977457701991848480765834717793285141079529954791201887623052956585652,"line":98,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/38.sram_ctrl_mubi_enc_err/latest/run.log","log_context":[" TL item was: req: (cip_tl_seq_item@3423) { a_addr: 'h1116a0e0  a_data: 'h26  a_mask: 'hf  a_size: 'h2  a_param: 'h0  a_source: 'h37  a_opcode: 'h0  a_user: 'h24b0a  d_param: 'h0  d_source: 'h37  d_data: 'hffffffff  d_size: 'h2  d_opcode: 'h0  d_error: 'h1  d_sink: 'h0  d_user: 'h1f2a  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{}.\n","UVM_INFO @  22721276 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]}]}},"passed":1182,"total":1190,"percent":99.32773109243698}