{"block":{"name":"keymgr","variant":null,"commit":"8007f614bd52d7ac557e5e3253489f0bf7b820c5","commit_short":"8007f61","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/8007f614bd52d7ac557e5e3253489f0bf7b820c5","revision_info":"GitHub Revision: [`8007f61`](https://github.com/lowrisc/opentitan/tree/8007f614bd52d7ac557e5e3253489f0bf7b820c5)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-04-25T09:02:00Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/keymgr/data/keymgr_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"keymgr_smoke":{"max_time":21.17,"sim_time":3435.221565,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"random":{"tests":{"keymgr_random":{"max_time":70.0,"sim_time":9983.05178,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"csr_hw_reset":{"tests":{"keymgr_csr_hw_reset":{"max_time":1.65,"sim_time":63.358284,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_rw":{"tests":{"keymgr_csr_rw":{"max_time":1.82,"sim_time":98.017393,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"csr_bit_bash":{"tests":{"keymgr_csr_bit_bash":{"max_time":13.05,"sim_time":858.761343,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_aliasing":{"tests":{"keymgr_csr_aliasing":{"max_time":8.05,"sim_time":2055.686561,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"keymgr_csr_mem_rw_with_rand_reset":{"max_time":2.12,"sim_time":182.673792,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"keymgr_csr_rw":{"max_time":1.82,"sim_time":98.017393,"passed":20,"total":20,"percent":100.0},"keymgr_csr_aliasing":{"max_time":8.05,"sim_time":2055.686561,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0}},"passed":155,"total":155,"percent":100.0},"V2":{"testpoints":{"cfgen_during_op":{"tests":{"keymgr_cfg_regwen":{"max_time":80.01,"sim_time":8011.414395999999,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sideload":{"tests":{"keymgr_sideload":{"max_time":31.63,"sim_time":1772.26752,"passed":50,"total":50,"percent":100.0},"keymgr_sideload_kmac":{"max_time":28.03,"sim_time":1627.121452,"passed":49,"total":50,"percent":98.0},"keymgr_sideload_aes":{"max_time":36.18,"sim_time":4106.525035000001,"passed":50,"total":50,"percent":100.0},"keymgr_sideload_otbn":{"max_time":34.9,"sim_time":1410.996627,"passed":50,"total":50,"percent":100.0}},"passed":199,"total":200,"percent":99.5},"direct_to_disabled_state":{"tests":{"keymgr_direct_to_disabled":{"max_time":8.83,"sim_time":376.555549,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"lc_disable":{"tests":{"keymgr_lc_disable":{"max_time":7.65,"sim_time":352.410136,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"kmac_error_response":{"tests":{"keymgr_kmac_rsp_err":{"max_time":5.51,"sim_time":109.45763000000001,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"invalid_sw_input":{"tests":{"keymgr_sw_invalid_input":{"max_time":61.0,"sim_time":3032.956262,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"invalid_hw_input":{"tests":{"keymgr_hwsw_invalid_input":{"max_time":48.32,"sim_time":10497.212841,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sync_async_fault_cross":{"tests":{"keymgr_sync_async_fault_cross":{"max_time":20.02,"sim_time":2641.83329,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"stress_all":{"tests":{"keymgr_stress_all":{"max_time":169.78,"sim_time":8715.472307,"passed":48,"total":50,"percent":96.0}},"passed":48,"total":50,"percent":96.0},"intr_test":{"tests":{"keymgr_intr_test":{"max_time":1.31,"sim_time":15.412155,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"alert_test":{"tests":{"keymgr_alert_test":{"max_time":1.3,"sim_time":82.08590099999999,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"keymgr_tl_errors":{"max_time":4.28,"sim_time":1990.485375,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_illegal_access":{"tests":{"keymgr_tl_errors":{"max_time":4.28,"sim_time":1990.485375,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_outstanding_access":{"tests":{"keymgr_csr_hw_reset":{"max_time":1.65,"sim_time":63.358284,"passed":5,"total":5,"percent":100.0},"keymgr_csr_rw":{"max_time":1.82,"sim_time":98.017393,"passed":20,"total":20,"percent":100.0},"keymgr_csr_aliasing":{"max_time":8.05,"sim_time":2055.686561,"passed":5,"total":5,"percent":100.0},"keymgr_same_csr_outstanding":{"max_time":3.44,"sim_time":100.369471,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_partial_access":{"tests":{"keymgr_csr_hw_reset":{"max_time":1.65,"sim_time":63.358284,"passed":5,"total":5,"percent":100.0},"keymgr_csr_rw":{"max_time":1.82,"sim_time":98.017393,"passed":20,"total":20,"percent":100.0},"keymgr_csr_aliasing":{"max_time":8.05,"sim_time":2055.686561,"passed":5,"total":5,"percent":100.0},"keymgr_same_csr_outstanding":{"max_time":3.44,"sim_time":100.369471,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":766,"total":770,"percent":99.48051948051948},"V2S":{"testpoints":{"sec_cm_additional_check":{"tests":{"keymgr_sec_cm":{"max_time":20.65,"sim_time":1782.5655160000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"tl_intg_err":{"tests":{"keymgr_tl_intg_err":{"max_time":8.72,"sim_time":325.905908,"passed":20,"total":20,"percent":100.0},"keymgr_sec_cm":{"max_time":20.65,"sim_time":1782.5655160000001,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"shadow_reg_update_error":{"tests":{"keymgr_shadow_reg_errors":{"max_time":6.49,"sim_time":398.06164399999994,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"shadow_reg_read_clear_staged_value":{"tests":{"keymgr_shadow_reg_errors":{"max_time":6.49,"sim_time":398.06164399999994,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"shadow_reg_storage_error":{"tests":{"keymgr_shadow_reg_errors":{"max_time":6.49,"sim_time":398.06164399999994,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"shadowed_reset_glitch":{"tests":{"keymgr_shadow_reg_errors":{"max_time":6.49,"sim_time":398.06164399999994,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"shadow_reg_update_error_with_csr_rw":{"tests":{"keymgr_shadow_reg_errors_with_csr_rw":{"max_time":12.42,"sim_time":812.372034,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"prim_count_check":{"tests":{"keymgr_sec_cm":{"max_time":20.65,"sim_time":1782.5655160000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"prim_fsm_check":{"tests":{"keymgr_sec_cm":{"max_time":20.65,"sim_time":1782.5655160000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"keymgr_tl_intg_err":{"max_time":8.72,"sim_time":325.905908,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_config_shadow":{"tests":{"keymgr_shadow_reg_errors":{"max_time":6.49,"sim_time":398.06164399999994,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_op_config_regwen":{"tests":{"keymgr_cfg_regwen":{"max_time":80.01,"sim_time":8011.414395999999,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_reseed_config_regwen":{"tests":{"keymgr_csr_rw":{"max_time":1.82,"sim_time":98.017393,"passed":20,"total":20,"percent":100.0},"keymgr_random":{"max_time":70.0,"sim_time":9983.05178,"passed":50,"total":50,"percent":100.0}},"passed":70,"total":70,"percent":100.0},"sec_cm_sw_binding_config_regwen":{"tests":{"keymgr_csr_rw":{"max_time":1.82,"sim_time":98.017393,"passed":20,"total":20,"percent":100.0},"keymgr_random":{"max_time":70.0,"sim_time":9983.05178,"passed":50,"total":50,"percent":100.0}},"passed":70,"total":70,"percent":100.0},"sec_cm_max_key_ver_config_regwen":{"tests":{"keymgr_csr_rw":{"max_time":1.82,"sim_time":98.017393,"passed":20,"total":20,"percent":100.0},"keymgr_random":{"max_time":70.0,"sim_time":9983.05178,"passed":50,"total":50,"percent":100.0}},"passed":70,"total":70,"percent":100.0},"sec_cm_lc_ctrl_intersig_mubi":{"tests":{"keymgr_lc_disable":{"max_time":7.65,"sim_time":352.410136,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"sec_cm_constants_consistency":{"tests":{"keymgr_hwsw_invalid_input":{"max_time":48.32,"sim_time":10497.212841,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_intersig_consistency":{"tests":{"keymgr_hwsw_invalid_input":{"max_time":48.32,"sim_time":10497.212841,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_hw_key_sw_noaccess":{"tests":{"keymgr_random":{"max_time":70.0,"sim_time":9983.05178,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_output_keys_ctrl_redun":{"tests":{"keymgr_sideload_protect":{"max_time":21.75,"sim_time":2450.7709210000003,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_ctrl_fsm_sparse":{"tests":{"keymgr_sec_cm":{"max_time":20.65,"sim_time":1782.5655160000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_data_fsm_sparse":{"tests":{"keymgr_sec_cm":{"max_time":20.65,"sim_time":1782.5655160000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_ctrl_fsm_local_esc":{"tests":{"keymgr_sec_cm":{"max_time":20.65,"sim_time":1782.5655160000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_ctrl_fsm_consistency":{"tests":{"keymgr_custom_cm":{"max_time":43.81,"sim_time":1392.900606,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_ctrl_fsm_global_esc":{"tests":{"keymgr_lc_disable":{"max_time":7.65,"sim_time":352.410136,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"sec_cm_ctrl_ctr_redun":{"tests":{"keymgr_sec_cm":{"max_time":20.65,"sim_time":1782.5655160000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_kmac_if_fsm_sparse":{"tests":{"keymgr_sec_cm":{"max_time":20.65,"sim_time":1782.5655160000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_kmac_if_ctr_redun":{"tests":{"keymgr_sec_cm":{"max_time":20.65,"sim_time":1782.5655160000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_kmac_if_cmd_ctrl_consistency":{"tests":{"keymgr_custom_cm":{"max_time":43.81,"sim_time":1392.900606,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_kmac_if_done_ctrl_consistency":{"tests":{"keymgr_custom_cm":{"max_time":43.81,"sim_time":1392.900606,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_reseed_ctr_redun":{"tests":{"keymgr_sec_cm":{"max_time":20.65,"sim_time":1782.5655160000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_side_load_sel_ctrl_consistency":{"tests":{"keymgr_custom_cm":{"max_time":43.81,"sim_time":1392.900606,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_sideload_ctrl_fsm_sparse":{"tests":{"keymgr_sec_cm":{"max_time":20.65,"sim_time":1782.5655160000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_ctrl_key_integrity":{"tests":{"keymgr_custom_cm":{"max_time":43.81,"sim_time":1392.900606,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":384,"total":385,"percent":99.74025974025975},"V3":{"testpoints":{"stress_all_with_rand_reset":{"tests":{"keymgr_stress_all_with_rand_reset":{"max_time":16.87,"sim_time":2288.717718,"passed":24,"total":50,"percent":48.0}},"passed":24,"total":50,"percent":48.0}},"passed":24,"total":50,"percent":48.0}},"coverage":{"code":{"block":null,"line_statement":99.16,"branch":98.9,"condition_expression":97.92,"toggle":98.6,"fsm":97.67},"assertion":97.72,"functional":91.13},"cov_report_page":"/nightly/current_run/scratch/master/keymgr-sim-vcs/cov_report/dashboard.html","failed_jobs":{"buckets":{"UVM_ERROR (cip_base_vseq.sv:1236) [keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"keymgr_stress_all_with_rand_reset","qual_name":"0.keymgr_stress_all_with_rand_reset.106582780067397292119622394614018807953709088131693202589388376543988837922612","seed":106582780067397292119622394614018807953709088131693202589388376543988837922612,"line":285,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/0.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 566448772 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 566448772 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"2.keymgr_stress_all_with_rand_reset.77452874645481256213298740768053256706471296533759442188455905708206120682599","seed":77452874645481256213298740768053256706471296533759442188455905708206120682599,"line":141,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/2.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 131527513 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10003 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 131527513 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"3.keymgr_stress_all_with_rand_reset.61018067445561646796897096539784565351060117743990053924596047329957891426170","seed":61018067445561646796897096539784565351060117743990053924596047329957891426170,"line":558,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/3.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 298804057 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 298804057 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"5.keymgr_stress_all_with_rand_reset.78586350800570344406383972003052195507652337535673028939490716880437014828774","seed":78586350800570344406383972003052195507652337535673028939490716880437014828774,"line":661,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/5.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 242332232 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 242332232 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"11.keymgr_stress_all_with_rand_reset.102445944209853896522961149129586726129934524477091793842009591223034879897356","seed":102445944209853896522961149129586726129934524477091793842009591223034879897356,"line":127,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/11.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 123273529 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 123273529 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"12.keymgr_stress_all_with_rand_reset.86876988279119397003467907683038484117772356482565771718267351448735172460196","seed":86876988279119397003467907683038484117772356482565771718267351448735172460196,"line":340,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/12.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 140327871 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10004 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 140327871 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"13.keymgr_stress_all_with_rand_reset.5803711835079371027275666746963132878118065469891868205835202433352935684804","seed":5803711835079371027275666746963132878118065469891868205835202433352935684804,"line":585,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/13.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 2250836956 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 2250836956 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"17.keymgr_stress_all_with_rand_reset.37100569204750366556774077756299184426504816268596831241797874134458389037116","seed":37100569204750366556774077756299184426504816268596831241797874134458389037116,"line":112,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/17.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 260032711 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 260032711 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"20.keymgr_stress_all_with_rand_reset.107063744080084049169065006954151633463836784287646885073077347477357225642545","seed":107063744080084049169065006954151633463836784287646885073077347477357225642545,"line":577,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/20.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 251382765 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 251382765 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"21.keymgr_stress_all_with_rand_reset.617246039558221018789692238350553601306568258721412026499461080239535384952","seed":617246039558221018789692238350553601306568258721412026499461080239535384952,"line":101,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/21.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 211652650 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10002 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 211652650 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"24.keymgr_stress_all_with_rand_reset.46466114382775703474004431301394503432597148825291488598209137804594658905316","seed":46466114382775703474004431301394503432597148825291488598209137804594658905316,"line":174,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/24.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 182774737 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 182774737 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"25.keymgr_stress_all_with_rand_reset.40166436035058682275094935600269791316326430844126123826454153194474320083176","seed":40166436035058682275094935600269791316326430844126123826454153194474320083176,"line":372,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/25.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 909415616 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 909415616 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"26.keymgr_stress_all_with_rand_reset.693556971724629005145444560095652652773819979886480313832983417755254282982","seed":693556971724629005145444560095652652773819979886480313832983417755254282982,"line":267,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/26.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 178795217 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10006 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 178795217 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"27.keymgr_stress_all_with_rand_reset.98198058380915947022518599380436952661583196137829538583631701399112968423177","seed":98198058380915947022518599380436952661583196137829538583631701399112968423177,"line":1058,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/27.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 1798561054 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 1798561054 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"28.keymgr_stress_all_with_rand_reset.27616917084991369506320861311906533331818151829766971035369468728151861976513","seed":27616917084991369506320861311906533331818151829766971035369468728151861976513,"line":279,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/28.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 240991985 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 240991985 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"30.keymgr_stress_all_with_rand_reset.115620343973146063759941950635730872151307137862314793203025564326855584346839","seed":115620343973146063759941950635730872151307137862314793203025564326855584346839,"line":616,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/30.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 263993844 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 263993844 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"31.keymgr_stress_all_with_rand_reset.50364277583242311517225826054088949751655782637058382896986610912776718278706","seed":50364277583242311517225826054088949751655782637058382896986610912776718278706,"line":849,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/31.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 854457363 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 854457363 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"36.keymgr_stress_all_with_rand_reset.43241123615323376809494367762380244084478909417564690064685313106220411557862","seed":43241123615323376809494367762380244084478909417564690064685313106220411557862,"line":292,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/36.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 182247138 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 182247138 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"37.keymgr_stress_all_with_rand_reset.49840129340541277671183315712631013752086175866067117852338984445682140850851","seed":49840129340541277671183315712631013752086175866067117852338984445682140850851,"line":417,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/37.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 493797421 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 493797421 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"38.keymgr_stress_all_with_rand_reset.51204370856235677374481482718159545594419662745384057755343527492018442373066","seed":51204370856235677374481482718159545594419662745384057755343527492018442373066,"line":438,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/38.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 941650272 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 941650272 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"39.keymgr_stress_all_with_rand_reset.95671998857729006988347684966670176489818316839223653855255898118533872131907","seed":95671998857729006988347684966670176489818316839223653855255898118533872131907,"line":161,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/39.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 132907649 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10002 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 132907649 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"43.keymgr_stress_all_with_rand_reset.98987190920692991888144427117433589954792562451905983551848416878270577523639","seed":98987190920692991888144427117433589954792562451905983551848416878270577523639,"line":612,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/43.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 729874772 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 729874772 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"44.keymgr_stress_all_with_rand_reset.108580225072990984243620882843312239315936366669740988606784518805564407437635","seed":108580225072990984243620882843312239315936366669740988606784518805564407437635,"line":487,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/44.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 463781432 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 463781432 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"45.keymgr_stress_all_with_rand_reset.64554702317872151137563910340069811181173798053309616393930797343297974812479","seed":64554702317872151137563910340069811181173798053309616393930797343297974812479,"line":148,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/45.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 318107345 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 318107345 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"47.keymgr_stress_all_with_rand_reset.94008686386815400197123944125047808851518020802956372485711918183471295779588","seed":94008686386815400197123944125047808851518020802956372485711918183471295779588,"line":442,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/47.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 1458428553 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 1458428553 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"49.keymgr_stress_all_with_rand_reset.56629566033773857567253383323837314961478083539995194742634774639168011513375","seed":56629566033773857567253383323837314961478083539995194742634774639168011513375,"line":432,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/49.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 198853909 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 198853909 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (keymgr_scoreboard.sv:766) [scoreboard] Check failed item.d_data != `gmv(csr) (* [*] vs * [*]) reg name: keymgr_reg_block.sw_share0_output_*":[{"name":"keymgr_lc_disable","qual_name":"4.keymgr_lc_disable.96163788983143412291778782928590059816771414594121564659733093170633048038932","seed":96163788983143412291778782928590059816771414594121564659733093170633048038932,"line":178,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/4.keymgr_lc_disable/latest/run.log","log_context":["UVM_ERROR @ 137221062 ps: (keymgr_scoreboard.sv:766) [uvm_test_top.env.scoreboard] Check failed item.d_data != `gmv(csr) (0 [0x0] vs 0 [0x0]) reg name: keymgr_reg_block.sw_share0_output_0\n","UVM_INFO @ 137221062 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all","qual_name":"15.keymgr_stress_all.72812200655166136959671203404329935058156796865573961577498740408355563056940","seed":72812200655166136959671203404329935058156796865573961577498740408355563056940,"line":1994,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/15.keymgr_stress_all/latest/run.log","log_context":["UVM_ERROR @ 730577196 ps: (keymgr_scoreboard.sv:766) [uvm_test_top.env.scoreboard] Check failed item.d_data != `gmv(csr) (0 [0x0] vs 0 [0x0]) reg name: keymgr_reg_block.sw_share0_output_5\n","UVM_INFO @ 730577196 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all","qual_name":"36.keymgr_stress_all.104532480567550708913291754333865114977119545613606467910291045645829862535916","seed":104532480567550708913291754333865114977119545613606467910291045645829862535916,"line":612,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/36.keymgr_stress_all/latest/run.log","log_context":["UVM_ERROR @ 667848103 ps: (keymgr_scoreboard.sv:766) [uvm_test_top.env.scoreboard] Check failed item.d_data != `gmv(csr) (0 [0x0] vs 0 [0x0]) reg name: keymgr_reg_block.sw_share0_output_3\n","UVM_INFO @ 667848103 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_scoreboard.sv:353) scoreboard [scoreboard] alert recov_operation_err did not trigger max_delay:*":[{"name":"keymgr_sideload_kmac","qual_name":"15.keymgr_sideload_kmac.41141627527058858177527748720738059356395412951058007505865347439167209579323","seed":41141627527058858177527748720738059356395412951058007505865347439167209579323,"line":88,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/15.keymgr_sideload_kmac/latest/run.log","log_context":["UVM_ERROR @   5291596 ps: (cip_base_scoreboard.sv:353) uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] alert recov_operation_err did not trigger max_delay:4\n","UVM_INFO @   5291596 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":1080,"total":1110,"percent":97.29729729729729}