{"block":{"name":"spi_host","variant":null,"commit":"8007f614bd52d7ac557e5e3253489f0bf7b820c5","commit_short":"8007f61","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/8007f614bd52d7ac557e5e3253489f0bf7b820c5","revision_info":"GitHub Revision: [`8007f61`](https://github.com/lowrisc/opentitan/tree/8007f614bd52d7ac557e5e3253489f0bf7b820c5)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-04-25T09:02:00Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/spi_host/data/spi_host_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"spi_host_smoke":{"max_time":57.0,"sim_time":1649.673723,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"csr_hw_reset":{"tests":{"spi_host_csr_hw_reset":{"max_time":2.0,"sim_time":41.97993,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_rw":{"tests":{"spi_host_csr_rw":{"max_time":2.0,"sim_time":18.617023,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"csr_bit_bash":{"tests":{"spi_host_csr_bit_bash":{"max_time":3.0,"sim_time":157.559388,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_aliasing":{"tests":{"spi_host_csr_aliasing":{"max_time":2.0,"sim_time":93.38293300000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"spi_host_csr_mem_rw_with_rand_reset":{"max_time":2.0,"sim_time":55.817478,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"spi_host_csr_rw":{"max_time":2.0,"sim_time":18.617023,"passed":20,"total":20,"percent":100.0},"spi_host_csr_aliasing":{"max_time":2.0,"sim_time":93.38293300000001,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"mem_walk":{"tests":{"spi_host_mem_walk":{"max_time":2.0,"sim_time":25.03656,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"mem_partial_access":{"tests":{"spi_host_mem_partial_access":{"max_time":2.0,"sim_time":71.700882,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0}},"passed":115,"total":115,"percent":100.0},"V2":{"testpoints":{"performance":{"tests":{"spi_host_performance":{"max_time":2.0,"sim_time":47.682197,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"error_event_intr":{"tests":{"spi_host_overflow_underflow":{"max_time":42.0,"sim_time":2617.61731,"passed":50,"total":50,"percent":100.0},"spi_host_error_cmd":{"max_time":2.0,"sim_time":21.862285,"passed":50,"total":50,"percent":100.0},"spi_host_event":{"max_time":796.0,"sim_time":49631.978999,"passed":50,"total":50,"percent":100.0}},"passed":150,"total":150,"percent":100.0},"clock_rate":{"tests":{"spi_host_speed":{"max_time":7.0,"sim_time":1393.2680619999999,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"speed":{"tests":{"spi_host_speed":{"max_time":7.0,"sim_time":1393.2680619999999,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"chip_select_timing":{"tests":{"spi_host_speed":{"max_time":7.0,"sim_time":1393.2680619999999,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sw_reset":{"tests":{"spi_host_sw_reset":{"max_time":101.0,"sim_time":2669.909596,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"passthrough_mode":{"tests":{"spi_host_passthrough_mode":{"max_time":2.0,"sim_time":19.769344,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"cpol_cpha":{"tests":{"spi_host_speed":{"max_time":7.0,"sim_time":1393.2680619999999,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"full_cycle":{"tests":{"spi_host_speed":{"max_time":7.0,"sim_time":1393.2680619999999,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"duplex":{"tests":{"spi_host_smoke":{"max_time":57.0,"sim_time":1649.673723,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tx_rx_only":{"tests":{"spi_host_smoke":{"max_time":57.0,"sim_time":1649.673723,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"stress_all":{"tests":{"spi_host_stress_all":{"max_time":86.0,"sim_time":24973.666701000002,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"spien":{"tests":{"spi_host_spien":{"max_time":85.0,"sim_time":8026.543075000001,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"stall":{"tests":{"spi_host_status_stall":{"max_time":2205.0,"sim_time":1000000.0,"passed":47,"total":50,"percent":94.0}},"passed":47,"total":50,"percent":94.0},"Idlecsbactive":{"tests":{"spi_host_idlecsbactive":{"max_time":46.0,"sim_time":8965.569852,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"data_fifo_status":{"tests":{"spi_host_overflow_underflow":{"max_time":42.0,"sim_time":2617.61731,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"alert_test":{"tests":{"spi_host_alert_test":{"max_time":2.0,"sim_time":16.096296,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"intr_test":{"tests":{"spi_host_intr_test":{"max_time":2.0,"sim_time":21.959122999999998,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"spi_host_tl_errors":{"max_time":3.0,"sim_time":112.593618,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_illegal_access":{"tests":{"spi_host_tl_errors":{"max_time":3.0,"sim_time":112.593618,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_outstanding_access":{"tests":{"spi_host_csr_hw_reset":{"max_time":2.0,"sim_time":41.97993,"passed":5,"total":5,"percent":100.0},"spi_host_csr_rw":{"max_time":2.0,"sim_time":18.617023,"passed":20,"total":20,"percent":100.0},"spi_host_csr_aliasing":{"max_time":2.0,"sim_time":93.38293300000001,"passed":5,"total":5,"percent":100.0},"spi_host_same_csr_outstanding":{"max_time":2.0,"sim_time":50.529177000000004,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_partial_access":{"tests":{"spi_host_csr_hw_reset":{"max_time":2.0,"sim_time":41.97993,"passed":5,"total":5,"percent":100.0},"spi_host_csr_rw":{"max_time":2.0,"sim_time":18.617023,"passed":20,"total":20,"percent":100.0},"spi_host_csr_aliasing":{"max_time":2.0,"sim_time":93.38293300000001,"passed":5,"total":5,"percent":100.0},"spi_host_same_csr_outstanding":{"max_time":2.0,"sim_time":50.529177000000004,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":766,"total":770,"percent":99.48051948051948},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"spi_host_sec_cm":{"max_time":2.0,"sim_time":168.13100500000002,"passed":5,"total":5,"percent":100.0},"spi_host_tl_intg_err":{"max_time":2.0,"sim_time":95.284128,"passed":20,"total":20,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"spi_host_tl_intg_err":{"max_time":2.0,"sim_time":95.284128,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"unmapped":{"testpoints":{"Unmapped":{"tests":{"spi_host_upper_range_clkdiv":{"max_time":458.0,"sim_time":34651.96353,"passed":9,"total":10,"percent":90.0}},"passed":9,"total":10,"percent":90.0}},"passed":9,"total":10,"percent":90.0}},"coverage":{"code":{"block":96.96,"line_statement":98.76,"branch":93.35,"condition_expression":null,"toggle":88.02,"fsm":100.0},"assertion":95.64,"functional":90.76},"cov_report_page":"/nightly/current_run/scratch/master/spi_host-sim-xcelium/cov_report/index.html","failed_jobs":{"buckets":{"UVM_FATAL (uvm_phase.svh:1521) [PH_TIMEOUT] Explicit timeout of * ps hit, indicating a probable testbench issue":[{"name":"spi_host_upper_range_clkdiv","qual_name":"1.spi_host_upper_range_clkdiv.29491535616854224015674815903761379747659827528074967640450259710972545005567","seed":29491535616854224015674815903761379747659827528074967640450259710972545005567,"line":115,"log_path":"/nightly/current_run/scratch/master/spi_host-sim-xcelium/1.spi_host_upper_range_clkdiv/latest/run.log","log_context":["UVM_FATAL @ 200000000000 ps: (uvm_phase.svh:1521) [PH_TIMEOUT] Explicit timeout of 200000000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 200000000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"spi_host_status_stall","qual_name":"28.spi_host_status_stall.42104803319476473898782792330764763869139804040597006360037396680844999320111","seed":42104803319476473898782792330764763869139804040597006360037396680844999320111,"line":843,"log_path":"/nightly/current_run/scratch/master/spi_host-sim-xcelium/28.spi_host_status_stall/latest/run.log","log_context":["UVM_FATAL @ 1000000000000 ps: (uvm_phase.svh:1521) [PH_TIMEOUT] Explicit timeout of 1000000000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 1000000000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (csr_utils_pkg.sv:458) [csr_utils_pkg::csr_rd_check.isolation_fork.unmblk1] Check failed obs == exp (* [*] vs * [*]) Regname: spi_host_reg_block.status.rxfull reset value: *":[{"name":"spi_host_status_stall","qual_name":"22.spi_host_status_stall.79777141614192395220991508809599146361876864653953913668362141492314952133365","seed":79777141614192395220991508809599146361876864653953913668362141492314952133365,"line":1480,"log_path":"/nightly/current_run/scratch/master/spi_host-sim-xcelium/22.spi_host_status_stall/latest/run.log","log_context":["UVM_ERROR @ 214390782 ps: (csr_utils_pkg.sv:458) [csr_utils_pkg::csr_rd_check.isolation_fork.unmblk1] Check failed obs == exp (1 [0x1] vs 0 [0x0]) Regname: spi_host_reg_block.status.rxfull reset value: 0x0 \n","UVM_INFO @ 214390782 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (spi_host_base_vseq.sv:237) virtual_sequencer [spi_host_env_pkg::spi_host_base_vseq.stoppable_timeout()] timeout = *ns spi_host_reg_block.status.rxqd (addr=*, Comparison=CompareOpEq, exp_data=*, call_count=*":[{"name":"spi_host_stress_all","qual_name":"36.spi_host_stress_all.81129352884472967666214185268756241720258849043106439578307135675311716271060","seed":81129352884472967666214185268756241720258849043106439578307135675311716271060,"line":179,"log_path":"/nightly/current_run/scratch/master/spi_host-sim-xcelium/36.spi_host_stress_all/latest/run.log","log_context":["UVM_FATAL @ 10034632341 ps: (spi_host_base_vseq.sv:237) uvm_test_top.env.virtual_sequencer [spi_host_env_pkg::spi_host_base_vseq.stoppable_timeout()] timeout = 10000000ns spi_host_reg_block.status.rxqd (addr=0x2d987ed4, Comparison=CompareOpEq, exp_data=0x0, call_count=21\n","UVM_INFO @ 10034632341 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"xmsim: *E,ASRTST (/nightly/current_run/scratch/master/spi_host-sim-xcelium/default/fusesoc-work/src/lowrisc_dv_spi_host_sva_*/spi_host_data_stable_sva.sv,104): Assertion NEGEDGE_SAME_VALUE_CHECK_P has failed":[{"name":"spi_host_status_stall","qual_name":"41.spi_host_status_stall.13239178283244714291860530010838134619355682355682494964279697261352303176806","seed":13239178283244714291860530010838134619355682355682494964279697261352303176806,"line":1944,"log_path":"/nightly/current_run/scratch/master/spi_host-sim-xcelium/41.spi_host_status_stall/latest/run.log","log_context":["xmsim: *E,ASRTST (/nightly/current_run/scratch/master/spi_host-sim-xcelium/default/fusesoc-work/src/lowrisc_dv_spi_host_sva_0.1/spi_host_data_stable_sva.sv,104): (time 8492494307 PS) Assertion tb.dut.spi_host_data_stable_assert.u_sva_cio_sd_i_whole_cycle_data_stable_check.g_signal_stable_sva[1].NEGEDGE_SAME_VALUE_CHECK_P has failed \n","UVM_ERROR @ 8492494307 ps: [NEGEDGE_SAME_VALUE_CHECK_P] tb.dut.spi_host_data_stable_assert.u_sva_cio_sd_i_whole_cycle_data_stable_check.g_signal_stable_sva[1]: [i=1] - ASSERTION FAILED pos_value (0x0) != neg_value (0x0) - time=8492494000 ps\n","UVM_INFO @ 8492494307 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}]}},"passed":835,"total":840,"percent":99.4047619047619}