{"block":{"name":"spi_device","variant":"1r1w","commit":"63c8a5025a0b02f50c3502e8ae0653cfd4a36ff9","commit_short":"63c8a50","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/63c8a5025a0b02f50c3502e8ae0653cfd4a36ff9","revision_info":"GitHub Revision: [`63c8a50`](https://github.com/lowrisc/opentitan/tree/63c8a5025a0b02f50c3502e8ae0653cfd4a36ff9)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-05-02T09:12:14Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/spi_device_1r1w/data/spi_device_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"spi_device_flash_and_tpm":{"max_time":579.83,"sim_time":545318.132658,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"csr_hw_reset":{"tests":{"spi_device_csr_hw_reset":{"max_time":1.32,"sim_time":21.799512999999997,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_rw":{"tests":{"spi_device_csr_rw":{"max_time":2.41,"sim_time":109.28934699999999,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"csr_bit_bash":{"tests":{"spi_device_csr_bit_bash":{"max_time":19.45,"sim_time":1561.4755,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_aliasing":{"tests":{"spi_device_csr_aliasing":{"max_time":16.36,"sim_time":3782.119724,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"spi_device_csr_mem_rw_with_rand_reset":{"max_time":3.73,"sim_time":63.830979,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"spi_device_csr_rw":{"max_time":2.41,"sim_time":109.28934699999999,"passed":20,"total":20,"percent":100.0},"spi_device_csr_aliasing":{"max_time":16.36,"sim_time":3782.119724,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"mem_walk":{"tests":{"spi_device_mem_walk":{"max_time":0.86,"sim_time":45.203587,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"mem_partial_access":{"tests":{"spi_device_mem_partial_access":{"max_time":2.01,"sim_time":61.211214999999996,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0}},"passed":115,"total":115,"percent":100.0},"V2":{"testpoints":{"csb_read":{"tests":{"spi_device_csb_read":{"max_time":1.19,"sim_time":21.993908,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"mem_parity":{"tests":{"spi_device_mem_parity":{"max_time":1.08,"sim_time":2.665927,"passed":0,"total":20,"percent":0.0}},"passed":0,"total":20,"percent":0.0},"mem_cfg":{"tests":{"spi_device_ram_cfg":{"max_time":0.67,"sim_time":3.602223,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tpm_read":{"tests":{"spi_device_tpm_rw":{"max_time":11.62,"sim_time":1243.279953,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tpm_write":{"tests":{"spi_device_tpm_rw":{"max_time":11.62,"sim_time":1243.279953,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tpm_hw_reg":{"tests":{"spi_device_tpm_read_hw_reg":{"max_time":25.34,"sim_time":30642.657419,"passed":50,"total":50,"percent":100.0},"spi_device_tpm_sts_read":{"max_time":1.44,"sim_time":95.788451,"passed":50,"total":50,"percent":100.0}},"passed":100,"total":100,"percent":100.0},"tpm_fully_random_case":{"tests":{"spi_device_tpm_all":{"max_time":38.77,"sim_time":8818.703968,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"pass_cmd_filtering":{"tests":{"spi_device_pass_cmd_filtering":{"max_time":37.31,"sim_time":28165.819089,"passed":50,"total":50,"percent":100.0},"spi_device_flash_all":{"max_time":366.03,"sim_time":317049.079736,"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0},"pass_addr_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":36.04,"sim_time":30466.809752999998,"passed":50,"total":50,"percent":100.0},"spi_device_flash_all":{"max_time":366.03,"sim_time":317049.079736,"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0},"pass_payload_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":36.04,"sim_time":30466.809752999998,"passed":50,"total":50,"percent":100.0},"spi_device_flash_all":{"max_time":366.03,"sim_time":317049.079736,"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0},"cmd_info_slots":{"tests":{"spi_device_flash_all":{"max_time":366.03,"sim_time":317049.079736,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"cmd_read_status":{"tests":{"spi_device_intercept":{"max_time":24.89,"sim_time":4212.55217,"passed":50,"total":50,"percent":100.0},"spi_device_flash_all":{"max_time":366.03,"sim_time":317049.079736,"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0},"cmd_read_jedec":{"tests":{"spi_device_intercept":{"max_time":24.89,"sim_time":4212.55217,"passed":50,"total":50,"percent":100.0},"spi_device_flash_all":{"max_time":366.03,"sim_time":317049.079736,"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0},"cmd_read_sfdp":{"tests":{"spi_device_intercept":{"max_time":24.89,"sim_time":4212.55217,"passed":50,"total":50,"percent":100.0},"spi_device_flash_all":{"max_time":366.03,"sim_time":317049.079736,"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0},"cmd_fast_read":{"tests":{"spi_device_intercept":{"max_time":24.89,"sim_time":4212.55217,"passed":50,"total":50,"percent":100.0},"spi_device_flash_all":{"max_time":366.03,"sim_time":317049.079736,"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0},"cmd_read_pipeline":{"tests":{"spi_device_intercept":{"max_time":24.89,"sim_time":4212.55217,"passed":50,"total":50,"percent":100.0},"spi_device_flash_all":{"max_time":366.03,"sim_time":317049.079736,"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0},"flash_cmd_upload":{"tests":{"spi_device_upload":{"max_time":36.86,"sim_time":39530.349712999996,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"mailbox_command":{"tests":{"spi_device_mailbox":{"max_time":91.95,"sim_time":20828.071295,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"mailbox_cross_outside_command":{"tests":{"spi_device_mailbox":{"max_time":91.95,"sim_time":20828.071295,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"mailbox_cross_inside_command":{"tests":{"spi_device_mailbox":{"max_time":91.95,"sim_time":20828.071295,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"cmd_read_buffer":{"tests":{"spi_device_flash_mode":{"max_time":43.7,"sim_time":7953.89932,"passed":50,"total":50,"percent":100.0},"spi_device_read_buffer_direct":{"max_time":17.79,"sim_time":2029.0326480000003,"passed":50,"total":50,"percent":100.0}},"passed":100,"total":100,"percent":100.0},"cmd_dummy_cycle":{"tests":{"spi_device_mailbox":{"max_time":91.95,"sim_time":20828.071295,"passed":50,"total":50,"percent":100.0},"spi_device_flash_all":{"max_time":366.03,"sim_time":317049.079736,"passed":49,"total":50,"percent":98.0}},"passed":99,"total":100,"percent":99.0},"quad_spi":{"tests":{"spi_device_flash_all":{"max_time":366.03,"sim_time":317049.079736,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"dual_spi":{"tests":{"spi_device_flash_all":{"max_time":366.03,"sim_time":317049.079736,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"4b_3b_feature":{"tests":{"spi_device_cfg_cmd":{"max_time":18.16,"sim_time":4511.266637,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"write_enable_disable":{"tests":{"spi_device_cfg_cmd":{"max_time":18.16,"sim_time":4511.266637,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"TPM_with_flash_or_passthrough_mode":{"tests":{"spi_device_flash_and_tpm":{"max_time":579.83,"sim_time":545318.132658,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tpm_and_flash_trans_with_min_inactive_time":{"tests":{"spi_device_flash_and_tpm_min_idle":{"max_time":454.97,"sim_time":295242.128868,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"stress_all":{"tests":{"spi_device_stress_all":{"max_time":625.81,"sim_time":503077.07447899994,"passed":48,"total":50,"percent":96.0}},"passed":48,"total":50,"percent":96.0},"alert_test":{"tests":{"spi_device_alert_test":{"max_time":1.13,"sim_time":60.201269999999994,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"intr_test":{"tests":{"spi_device_intr_test":{"max_time":1.12,"sim_time":13.941683000000001,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"spi_device_tl_errors":{"max_time":4.22,"sim_time":1150.896733,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_illegal_access":{"tests":{"spi_device_tl_errors":{"max_time":4.22,"sim_time":1150.896733,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_outstanding_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":1.32,"sim_time":21.799512999999997,"passed":5,"total":5,"percent":100.0},"spi_device_csr_rw":{"max_time":2.41,"sim_time":109.28934699999999,"passed":20,"total":20,"percent":100.0},"spi_device_csr_aliasing":{"max_time":16.36,"sim_time":3782.119724,"passed":5,"total":5,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":3.54,"sim_time":371.217826,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_partial_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":1.32,"sim_time":21.799512999999997,"passed":5,"total":5,"percent":100.0},"spi_device_csr_rw":{"max_time":2.41,"sim_time":109.28934699999999,"passed":20,"total":20,"percent":100.0},"spi_device_csr_aliasing":{"max_time":16.36,"sim_time":3782.119724,"passed":5,"total":5,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":3.54,"sim_time":371.217826,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":1015,"total":1041,"percent":97.50240153698367},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"spi_device_tl_intg_err":{"max_time":18.24,"sim_time":1936.929236,"passed":20,"total":20,"percent":100.0},"spi_device_sec_cm":{"max_time":1.4,"sim_time":67.072017,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"spi_device_tl_intg_err":{"max_time":18.24,"sim_time":1936.929236,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"unmapped":{"testpoints":{"Unmapped":{"tests":{"spi_device_flash_mode_ignore_cmds":{"max_time":298.08,"sim_time":240158.930689,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"coverage":{"code":{"block":null,"line_statement":99.1,"branch":98.42,"condition_expression":96.56,"toggle":83.54,"fsm":89.36},"assertion":94.76,"functional":99.26},"cov_report_page":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/cov_report/dashboard.html","failed_jobs":{"buckets":{"UVM_ERROR (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[*])":[{"name":"spi_device_mem_parity","qual_name":"0.spi_device_mem_parity.39919219743362747999159299825215770866161842212949968864056230888316491313454","seed":39919219743362747999159299825215770866161842212949968864056230888316491313454,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/0.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1341606 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[34])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @   1341606 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @   1341606 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[930])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"1.spi_device_mem_parity.109987148627894229726148934201085777208151096183604999123427659650734837844052","seed":109987148627894229726148934201085777208151096183604999123427659650734837844052,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/1.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @  14003299 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[100])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @  14003299 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @  14003299 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[996])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"2.spi_device_mem_parity.3487241030973894662332177006385873480779941552819379321756225607321897027391","seed":3487241030973894662332177006385873480779941552819379321756225607321897027391,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/2.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @    928057 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[104])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @    928057 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @    928057 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[1000])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"3.spi_device_mem_parity.31772139002282639618927464149410791998393320418301339124022163884011161995468","seed":31772139002282639618927464149410791998393320418301339124022163884011161995468,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/3.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   8872184 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[74])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @   8872184 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @   8872184 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[970])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"4.spi_device_mem_parity.45118057499025418607287784036883937698434442534363748980415494932564954869809","seed":45118057499025418607287784036883937698434442534363748980415494932564954869809,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/4.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @  15071114 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[25])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @  15071114 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @  15071114 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[921])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"5.spi_device_mem_parity.32009584570558434932816505638559532667594945176578378980536846036744971656225","seed":32009584570558434932816505638559532667594945176578378980536846036744971656225,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/5.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   6268353 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[35])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @   6268353 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @   6268353 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[931])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"6.spi_device_mem_parity.22060831538719406776562757407018126337803853812793849696719951977714135270793","seed":22060831538719406776562757407018126337803853812793849696719951977714135270793,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/6.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   3146713 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[84])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @   3146713 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @   3146713 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[980])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"7.spi_device_mem_parity.110911736279750582585502734118597186175156627090385515324530712119396397620511","seed":110911736279750582585502734118597186175156627090385515324530712119396397620511,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/7.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1025131 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[75])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @   1025131 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @   1025131 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[971])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"8.spi_device_mem_parity.9858537150200575566065483798553184860337384639727187519729588273434471759716","seed":9858537150200575566065483798553184860337384639727187519729588273434471759716,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/8.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1027863 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[13])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @   1027863 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @   1027863 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[909])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"9.spi_device_mem_parity.55701396400537735020500333137824561611894735223614881682455890346663783490324","seed":55701396400537735020500333137824561611894735223614881682455890346663783490324,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/9.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   3501862 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[18])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @   3501862 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @   3501862 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[914])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"10.spi_device_mem_parity.92236112484188417799553512950962641295179119163415217241844623496840011574096","seed":92236112484188417799553512950962641295179119163415217241844623496840011574096,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/10.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   2146857 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[111])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @   2146857 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @   2146857 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[1007])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"11.spi_device_mem_parity.106987635823307149317673087137243482379652006027832045686883283162982933973981","seed":106987635823307149317673087137243482379652006027832045686883283162982933973981,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/11.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   4391390 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[27])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @   4391390 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @   4391390 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[923])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"12.spi_device_mem_parity.28637659628879314589367809507236407266126695374947761965400600596295271904320","seed":28637659628879314589367809507236407266126695374947761965400600596295271904320,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/12.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @    824490 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[71])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @    824490 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @    824490 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[967])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"13.spi_device_mem_parity.59747848618479363097592054771857949262002099114702250048060470892148087166812","seed":59747848618479363097592054771857949262002099114702250048060470892148087166812,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/13.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @    803701 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[51])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @    803701 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @    803701 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[947])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"14.spi_device_mem_parity.87177074318827243795932726856645381920099668645741800108719933647389111574921","seed":87177074318827243795932726856645381920099668645741800108719933647389111574921,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/14.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1520112 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[36])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @   1520112 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @   1520112 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[932])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"15.spi_device_mem_parity.26041530176865884382733864797035291719632286908607847657813976435164762343426","seed":26041530176865884382733864797035291719632286908607847657813976435164762343426,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/15.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   2969133 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[68])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @   2969133 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @   2969133 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[964])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"16.spi_device_mem_parity.66645754063498049599555009362989601000569960430656818804873755911974034920147","seed":66645754063498049599555009362989601000569960430656818804873755911974034920147,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/16.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @    849781 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[1])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @    849781 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @    849781 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[897])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"17.spi_device_mem_parity.101512051656080491760254618624712452439699874093935833842244250656693159700153","seed":101512051656080491760254618624712452439699874093935833842244250656693159700153,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/17.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   4254426 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[47])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @   4254426 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @   4254426 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[943])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"18.spi_device_mem_parity.22088072640596921245015441531258317101097332056823254900323843041134036709111","seed":22088072640596921245015441531258317101097332056823254900323843041134036709111,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/18.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1480103 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[1])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @   1480103 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @   1480103 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[897])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]},{"name":"spi_device_mem_parity","qual_name":"19.spi_device_mem_parity.95142104047082171708588948323251877105067095489057809421247510884665545812578","seed":95142104047082171708588948323251877105067095489057809421247510884665545812578,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/19.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   5484731 ps: (uvm_hdl_vcs.c:1035) [UVM/DPI/HDL_SET] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[32])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n","UVM_ERROR @   5484731 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","UVM_ERROR @   5484731 ps: (uvm_hdl_vcs.c:1185) [UVM/DPI/HDL_DEPOSIT] set: unable to locate hdl path (tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[928])\n"," Either the name is incorrect, or you may not have PLI/ACC visibility to that name\n"]}],"UVM_ERROR (spi_device_ram_cfg_vseq.sv:27) [spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (* [*] vs * [*])":[{"name":"spi_device_ram_cfg","qual_name":"0.spi_device_ram_cfg.31046155866982415562071763643980746601830348884689660525835034339277939107651","seed":31046155866982415562071763643980746601830348884689660525835034339277939107651,"line":76,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/0.spi_device_ram_cfg/latest/run.log","log_context":["UVM_ERROR @    966223 ps: (spi_device_ram_cfg_vseq.sv:27) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x5aa7e2 [10110101010011111100010] vs 0x0 [0]) \n","UVM_ERROR @    987223 ps: (spi_device_ram_cfg_vseq.sv:27) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0xb1b09c [101100011011000010011100] vs 0x0 [0]) \n","UVM_ERROR @   1026223 ps: (spi_device_ram_cfg_vseq.sv:27) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x7ef83c [11111101111100000111100] vs 0x0 [0]) \n","UVM_ERROR @   1059223 ps: (spi_device_ram_cfg_vseq.sv:27) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x51e533 [10100011110010100110011] vs 0x0 [0]) \n","UVM_ERROR @   1146223 ps: (spi_device_ram_cfg_vseq.sv:27) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x560690 [10101100000011010010000] vs 0x0 [0]) \n"]}],"UVM_ERROR (spi_device_scoreboard.sv:2512) [scoreboard] Check failed item.d_data == `gmv(csr) (* [*] vs * [*]) CSR last_read_addr compare mismatch act * != exp *":[{"name":"spi_device_stress_all","qual_name":"11.spi_device_stress_all.96019241098774625526302392898513655320126235544955722619359486771102215031566","seed":96019241098774625526302392898513655320126235544955722619359486771102215031566,"line":109,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/11.spi_device_stress_all/latest/run.log","log_context":["UVM_ERROR @ 27955076261 ps: (spi_device_scoreboard.sv:2512) [uvm_test_top.env.scoreboard] Check failed item.d_data == `gmv(csr) (10271744 [0x9cbc00] vs 0 [0x0]) CSR last_read_addr compare mismatch act 0x9cbc00 != exp 0x0\n","tl_ul_fuzzy_flash_status_q[i] = 0xf787e8\n","tl_ul_fuzzy_flash_status_q[i] = 0xcd8c\n","tl_ul_fuzzy_flash_status_q[i] = 0xb8fb38\n","UVM_INFO @ 31812818261 ps: (spi_device_flash_all_vseq.sv:72) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.spi_device_flash_and_tpm_vseq.flash_vseq] spi_device_env_pkg::\\spi_device_flash_all_vseq::main_seq .unnamed$$_0 - END:running iteration 4/7\n"]},{"name":"spi_device_flash_and_tpm_min_idle","qual_name":"34.spi_device_flash_and_tpm_min_idle.45587919170935579273774820732122327495183871748126076933810772107941447863409","seed":45587919170935579273774820732122327495183871748126076933810772107941447863409,"line":83,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/34.spi_device_flash_and_tpm_min_idle/latest/run.log","log_context":["UVM_ERROR @ 3156682710 ps: (spi_device_scoreboard.sv:2512) [uvm_test_top.env.scoreboard] Check failed item.d_data == `gmv(csr) (16178176 [0xf6dc00] vs 0 [0x0]) CSR last_read_addr compare mismatch act 0xf6dc00 != exp 0x0\n","UVM_INFO @ 3223707739 ps: (spi_device_flash_all_vseq.sv:72) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.spi_device_flash_and_tpm_min_idle_vseq.flash_vseq] spi_device_env_pkg::\\spi_device_flash_all_vseq::main_seq .unnamed$$_0 - END:running iteration 1/6\n","UVM_INFO @ 3223707739 ps: (spi_device_flash_all_vseq.sv:51) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.spi_device_flash_and_tpm_min_idle_vseq.flash_vseq] spi_device_env_pkg::\\spi_device_flash_all_vseq::main_seq .unnamed$$_0 - running iteration 2/6\n","UVM_INFO @ 5281431230 ps: (spi_device_tpm_read_hw_reg_vseq.sv:48) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.spi_device_flash_and_tpm_min_idle_vseq.tpm_vseq] starting sequence 3/7\n","UVM_INFO @ 5324644318 ps: (spi_device_flash_all_vseq.sv:72) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.spi_device_flash_and_tpm_min_idle_vseq.flash_vseq] spi_device_env_pkg::\\spi_device_flash_all_vseq::main_seq .unnamed$$_0 - END:running iteration 2/6\n"]},{"name":"spi_device_stress_all","qual_name":"40.spi_device_stress_all.60239709656677824795941277462926012636516983618922481602149380937007772641412","seed":60239709656677824795941277462926012636516983618922481602149380937007772641412,"line":86,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/40.spi_device_stress_all/latest/run.log","log_context":["UVM_ERROR @ 517469349 ps: (spi_device_scoreboard.sv:2512) [uvm_test_top.env.scoreboard] Check failed item.d_data == `gmv(csr) (11429888 [0xae6800] vs 0 [0x0]) CSR last_read_addr compare mismatch act 0xae6800 != exp 0x0\n","UVM_INFO @ 609049626 ps: (spi_device_flash_all_vseq.sv:72) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.spi_device_flash_and_tpm_vseq.flash_vseq] spi_device_env_pkg::\\spi_device_flash_all_vseq::main_seq .unnamed$$_0 - END:running iteration 0/3\n","UVM_INFO @ 609049626 ps: (spi_device_flash_all_vseq.sv:51) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.spi_device_flash_and_tpm_vseq.flash_vseq] spi_device_env_pkg::\\spi_device_flash_all_vseq::main_seq .unnamed$$_0 - running iteration 1/3\n","UVM_INFO @ 717309077 ps: (spi_device_tpm_read_hw_reg_vseq.sv:48) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.spi_device_flash_and_tpm_vseq.tpm_vseq] starting sequence 2/14\n","tl_ul_fuzzy_flash_status_q[i] = 0x7b1e58\n"]}],"UVM_ERROR (spi_device_scoreboard.sv:2247) [scoreboard] Check failed (item.d_data inside {exp_data_q}) act (*) != exp '{'{other_status:*, wel:*, busy:*}, '{other_status:*, wel:*, busy:*}, '{other_status:*, wel:*, busy:*}, '{other_status:*, wel:*, busy:*}, '{other_status:*, wel:*, busy:*}}":[{"name":"spi_device_cfg_cmd","qual_name":"20.spi_device_cfg_cmd.4942334507737716711256272343003086698415975572082449689913547499651259184425","seed":4942334507737716711256272343003086698415975572082449689913547499651259184425,"line":83,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/20.spi_device_cfg_cmd/latest/run.log","log_context":["UVM_ERROR @ 7743260933 ps: (spi_device_scoreboard.sv:2247) [uvm_test_top.env.scoreboard] Check failed (item.d_data inside {exp_data_q}) act (0x9de012) != exp '{'{other_status:'hb9961, wel:'h1, busy:'h0}, '{other_status:'hb9961, wel:'h1, busy:'h0}, '{other_status:'h277804, wel:'h0, busy:'h0}, '{other_status:'h262999, wel:'h0, busy:'h0}, '{other_status:'h277804, wel:'h0, busy:'h0}}  \n","UVM_ERROR @ 7747094297 ps: (spi_device_scoreboard.sv:2247) [uvm_test_top.env.scoreboard] Check failed (item.d_data inside {exp_data_q}) act (0x9de012) != exp '{'{other_status:'hb9961, wel:'h1, busy:'h0}, '{other_status:'hb9961, wel:'h1, busy:'h0}, '{other_status:'h277804, wel:'h0, busy:'h0}, '{other_status:'h277804, wel:'h0, busy:'h0}, '{other_status:'h9888, wel:'h0, busy:'h0}}  \n","UVM_ERROR @ 7747594301 ps: (spi_device_scoreboard.sv:2247) [uvm_test_top.env.scoreboard] Check failed (item.d_data inside {exp_data_q}) act (0x9de012) != exp '{'{other_status:'hb9961, wel:'h1, busy:'h0}, '{other_status:'hb9961, wel:'h1, busy:'h0}, '{other_status:'h277804, wel:'h0, busy:'h0}, '{other_status:'h277804, wel:'h0, busy:'h0}, '{other_status:'h9888, wel:'h0, busy:'h0}}  \n","UVM_ERROR @ 7748635976 ps: (spi_device_scoreboard.sv:2247) [uvm_test_top.env.scoreboard] Check failed (item.d_data inside {exp_data_q}) act (0x9de012) != exp '{'{other_status:'hb9961, wel:'h1, busy:'h0}, '{other_status:'hb9961, wel:'h1, busy:'h0}, '{other_status:'h277804, wel:'h0, busy:'h0}, '{other_status:'h277804, wel:'h0, busy:'h0}, '{other_status:'h9888, wel:'h0, busy:'h0}}  \n","UVM_ERROR @ 7749177647 ps: (spi_device_scoreboard.sv:2247) [uvm_test_top.env.scoreboard] Check failed (item.d_data inside {exp_data_q}) act (0x9de012) != exp '{'{other_status:'hb9961, wel:'h1, busy:'h0}, '{other_status:'hb9961, wel:'h1, busy:'h0}, '{other_status:'h277804, wel:'h0, busy:'h0}, '{other_status:'h277804, wel:'h0, busy:'h0}, '{other_status:'h9888, wel:'h0, busy:'h0}}  \n"]}],"UVM_ERROR (spi_device_scoreboard.sv:2815) [scoreboard] Check failed |(intr_trigger_pending & interrupt_mask) == * (* [*] vs * [*])":[{"name":"spi_device_flash_all","qual_name":"40.spi_device_flash_all.35436161942465897067423180825747988914062375340921845952593879295100276202757","seed":35436161942465897067423180825747988914062375340921845952593879295100276202757,"line":107,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-vcs/40.spi_device_flash_all/latest/run.log","log_context":["UVM_ERROR @ 114524776949 ps: (spi_device_scoreboard.sv:2815) [uvm_test_top.env.scoreboard] Check failed |(intr_trigger_pending & interrupt_mask) == 0 (1 [0x1] vs 0 [0x0]) \n","UVM_INFO @ 114524776949 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":1125,"total":1151,"percent":97.74109470026065}