{"block":{"name":"sram_ctrl","variant":"ret","commit":"5eeb50d2355fe0971a539579065bbb4a0596071b","commit_short":"5eeb50d","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/5eeb50d2355fe0971a539579065bbb4a0596071b","revision_info":"GitHub Revision: [`5eeb50d`](https://github.com/lowrisc/opentitan/tree/5eeb50d2355fe0971a539579065bbb4a0596071b)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-05-16T23:17:21Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/sram_ctrl_ret/data/sram_ctrl_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"sram_ctrl_smoke":{"max_time":2.0,"sim_time":133.962241,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_hw_reset":{"tests":{"sram_ctrl_csr_hw_reset":{"max_time":2.0,"sim_time":52.236101000000005,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_rw":{"tests":{"sram_ctrl_csr_rw":{"max_time":21.0,"sim_time":11.847663,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"csr_bit_bash":{"tests":{"sram_ctrl_csr_bit_bash":{"max_time":4.0,"sim_time":190.94603,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_aliasing":{"tests":{"sram_ctrl_csr_aliasing":{"max_time":2.0,"sim_time":14.421579,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"sram_ctrl_csr_mem_rw_with_rand_reset":{"max_time":22.0,"sim_time":63.352097,"passed":17,"total":20,"percent":85.0}},"passed":17,"total":20,"percent":85.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"sram_ctrl_csr_rw":{"max_time":21.0,"sim_time":11.847663,"passed":20,"total":20,"percent":100.0},"sram_ctrl_csr_aliasing":{"max_time":2.0,"sim_time":14.421579,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"mem_walk":{"tests":{"sram_ctrl_mem_walk":{"max_time":14.0,"sim_time":2624.768622,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"mem_partial_access":{"tests":{"sram_ctrl_mem_partial_access":{"max_time":6.0,"sim_time":1405.654149,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0}},"passed":67,"total":70,"percent":95.71428571428571},"V2":{"testpoints":{"multiple_keys":{"tests":{"sram_ctrl_multiple_keys":{"max_time":11.0,"sim_time":3553.745163,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"stress_pipeline":{"tests":{"sram_ctrl_stress_pipeline":{"max_time":258.0,"sim_time":15447.646538,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"bijection":{"tests":{"sram_ctrl_bijection":{"max_time":10.0,"sim_time":1865.914635,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"access_during_key_req":{"tests":{"sram_ctrl_access_during_key_req":{"max_time":22.0,"sim_time":772.280173,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"lc_escalation":{"tests":{"sram_ctrl_lc_escalation":{"max_time":9.0,"sim_time":518.787747,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"executable":{"tests":{"sram_ctrl_executable":{"max_time":14.0,"sim_time":996.6202920000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"partial_access":{"tests":{"sram_ctrl_partial_access":{"max_time":2.0,"sim_time":112.171588,"passed":5,"total":5,"percent":100.0},"sram_ctrl_partial_access_b2b":{"max_time":326.0,"sim_time":35544.984916,"passed":5,"total":5,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"max_throughput":{"tests":{"sram_ctrl_max_throughput":{"max_time":2.0,"sim_time":56.822685,"passed":5,"total":5,"percent":100.0},"sram_ctrl_throughput_w_partial_write":{"max_time":2.0,"sim_time":39.558538999999996,"passed":5,"total":5,"percent":100.0},"sram_ctrl_throughput_w_readback":{"max_time":3.0,"sim_time":42.738673999999996,"passed":5,"total":5,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"regwen":{"tests":{"sram_ctrl_regwen":{"max_time":15.0,"sim_time":813.8053199999999,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"ram_cfg":{"tests":{"sram_ctrl_ram_cfg":{"max_time":2.0,"sim_time":26.762839,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"stress_all":{"tests":{"sram_ctrl_stress_all":{"max_time":53.0,"sim_time":10793.133705,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"alert_test":{"tests":{"sram_ctrl_alert_test":{"max_time":21.0,"sim_time":27.561206,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"sram_ctrl_tl_errors":{"max_time":24.0,"sim_time":507.584923,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_illegal_access":{"tests":{"sram_ctrl_tl_errors":{"max_time":24.0,"sim_time":507.584923,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_outstanding_access":{"tests":{"sram_ctrl_csr_hw_reset":{"max_time":2.0,"sim_time":52.236101000000005,"passed":5,"total":5,"percent":100.0},"sram_ctrl_csr_rw":{"max_time":21.0,"sim_time":11.847663,"passed":20,"total":20,"percent":100.0},"sram_ctrl_csr_aliasing":{"max_time":2.0,"sim_time":14.421579,"passed":5,"total":5,"percent":100.0},"sram_ctrl_same_csr_outstanding":{"max_time":21.0,"sim_time":55.803003,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_partial_access":{"tests":{"sram_ctrl_csr_hw_reset":{"max_time":2.0,"sim_time":52.236101000000005,"passed":5,"total":5,"percent":100.0},"sram_ctrl_csr_rw":{"max_time":21.0,"sim_time":11.847663,"passed":20,"total":20,"percent":100.0},"sram_ctrl_csr_aliasing":{"max_time":2.0,"sim_time":14.421579,"passed":5,"total":5,"percent":100.0},"sram_ctrl_same_csr_outstanding":{"max_time":21.0,"sim_time":55.803003,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":190,"total":190,"percent":100.0},"V2S":{"testpoints":{"passthru_mem_tl_intg_err":{"tests":{"sram_ctrl_passthru_mem_tl_intg_err":{"max_time":24.0,"sim_time":1629.612415,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_intg_err":{"tests":{"sram_ctrl_sec_cm":{"max_time":5.0,"sim_time":482.278206,"passed":5,"total":5,"percent":100.0},"sram_ctrl_tl_intg_err":{"max_time":23.0,"sim_time":631.5890820000001,"passed":20,"total":20,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"prim_count_check":{"tests":{"sram_ctrl_sec_cm":{"max_time":5.0,"sim_time":482.278206,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"sram_ctrl_tl_intg_err":{"max_time":23.0,"sim_time":631.5890820000001,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_ctrl_config_regwen":{"tests":{"sram_ctrl_regwen":{"max_time":15.0,"sim_time":813.8053199999999,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_readback_config_regwen":{"tests":{"sram_ctrl_regwen":{"max_time":15.0,"sim_time":813.8053199999999,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_exec_config_regwen":{"tests":{"sram_ctrl_csr_rw":{"max_time":21.0,"sim_time":11.847663,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_exec_config_mubi":{"tests":{"sram_ctrl_executable":{"max_time":14.0,"sim_time":996.6202920000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_exec_intersig_mubi":{"tests":{"sram_ctrl_executable":{"max_time":14.0,"sim_time":996.6202920000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_lc_hw_debug_en_intersig_mubi":{"tests":{"sram_ctrl_executable":{"max_time":14.0,"sim_time":996.6202920000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_lc_escalate_en_intersig_mubi":{"tests":{"sram_ctrl_lc_escalation":{"max_time":9.0,"sim_time":518.787747,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_prim_ram_ctrl_mubi":{"tests":{"sram_ctrl_mubi_enc_err":{"max_time":2.0,"sim_time":62.858688,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_mem_integrity":{"tests":{"sram_ctrl_passthru_mem_tl_intg_err":{"max_time":24.0,"sim_time":1629.612415,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_mem_readback":{"tests":{"sram_ctrl_readback_err":{"max_time":2.0,"sim_time":40.227388,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_mem_scramble":{"tests":{"sram_ctrl_smoke":{"max_time":2.0,"sim_time":133.962241,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_addr_scramble":{"tests":{"sram_ctrl_smoke":{"max_time":2.0,"sim_time":133.962241,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_instr_bus_lc_gated":{"tests":{"sram_ctrl_executable":{"max_time":14.0,"sim_time":996.6202920000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_ram_tl_lc_gate_fsm_sparse":{"tests":{"sram_ctrl_sec_cm":{"max_time":5.0,"sim_time":482.278206,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_key_global_esc":{"tests":{"sram_ctrl_lc_escalation":{"max_time":9.0,"sim_time":518.787747,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_key_local_esc":{"tests":{"sram_ctrl_sec_cm":{"max_time":5.0,"sim_time":482.278206,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_init_ctr_redun":{"tests":{"sram_ctrl_sec_cm":{"max_time":5.0,"sim_time":482.278206,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_scramble_key_sideload":{"tests":{"sram_ctrl_smoke":{"max_time":2.0,"sim_time":133.962241,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_tlul_fifo_ctr_redun":{"tests":{"sram_ctrl_sec_cm":{"max_time":5.0,"sim_time":482.278206,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0}},"passed":95,"total":95,"percent":100.0},"V3":{"testpoints":{"stress_all_with_rand_reset":{"tests":{"sram_ctrl_stress_all_with_rand_reset":{"max_time":105.0,"sim_time":2597.8775299999998,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0}},"coverage":{"code":{"block":94.01,"line_statement":95.19,"branch":89.83,"condition_expression":null,"toggle":82.28,"fsm":66.67},"assertion":96.43,"functional":96.8},"cov_report_page":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (csr_utils_pkg.sv:458) [csr_utils_pkg::csr_rd_check.isolation_fork.unmblk1] Check failed obs == exp (* [*] vs * [*]) Regname: sram_ctrl_regs_reg_block.status.init_done reset value: *":[{"name":"sram_ctrl_csr_mem_rw_with_rand_reset","qual_name":"7.sram_ctrl_csr_mem_rw_with_rand_reset.83970131303893086029090148680422849643527378664831677808229990653904899836970","seed":83970131303893086029090148680422849643527378664831677808229990653904899836970,"line":88,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/7.sram_ctrl_csr_mem_rw_with_rand_reset/latest/run.log","log_context":["UVM_INFO @  88631760 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (csr_utils_pkg.sv:458) [csr_utils_pkg::csr_rd_check.isolation_fork.unmblk1] Check failed obs == exp (* [*] vs * [*]) Regname: sram_ctrl_regs_reg_block.scr_key_rotated reset value: *":[{"name":"sram_ctrl_csr_mem_rw_with_rand_reset","qual_name":"11.sram_ctrl_csr_mem_rw_with_rand_reset.26882475463103859417643946534245635404981694001534963806680609577988990915769","seed":26882475463103859417643946534245635404981694001534963806680609577988990915769,"line":94,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/11.sram_ctrl_csr_mem_rw_with_rand_reset/latest/run.log","log_context":["UVM_INFO @  63352097 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (csr_utils_pkg.sv:458) [csr_utils_pkg::csr_rd_check.isolation_fork.unmblk1] Check failed obs == exp (* [*] vs * [*]) Regname: sram_ctrl_regs_reg_block.status reset value: *":[{"name":"sram_ctrl_csr_mem_rw_with_rand_reset","qual_name":"17.sram_ctrl_csr_mem_rw_with_rand_reset.55068377292336546914148819606242179080309919325206690039437542759198631182933","seed":55068377292336546914148819606242179080309919325206690039437542759198631182933,"line":94,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-xcelium/17.sram_ctrl_csr_mem_rw_with_rand_reset/latest/run.log","log_context":["UVM_INFO @  34291162 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":287,"total":290,"percent":98.96551724137932}