{"block":{"name":"rstmgr_cnsty_chk","variant":null,"commit":"1134d70f0985e32239b4616e6dbfdf01f71b146b","commit_short":"1134d70","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/1134d70f0985e32239b4616e6dbfdf01f71b146b","revision_info":"GitHub Revision: [`1134d70`](https://github.com/lowrisc/opentitan/tree/1134d70f0985e32239b4616e6dbfdf01f71b146b)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-06-27T02:42:03Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/top_earlgrey/ip_autogen/rstmgr/dv/data/rstmgr_cnsty_chk_testplan.html","stages":{"unmapped":{"testpoints":{"Unmapped":{"tests":{"rstmgr_cnsty_chk_test":{"max_time":4.3,"sim_time":11203.336126,"passed":8,"total":10,"percent":80.0}},"passed":8,"total":10,"percent":80.0}},"passed":8,"total":10,"percent":80.0}},"coverage":{"code":{"block":null,"line_statement":98.41,"branch":98.31,"condition_expression":86.21,"toggle":100.0,"fsm":92.31},"assertion":100.0,"functional":null},"cov_report_page":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/cov_report/dashboard.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (tb.sv:272) [reset_class] Check failed ((delta_cycles < -12) || (delta_cycles > -1) || (error_count == *))":[{"name":"rstmgr_cnsty_chk_test","qual_name":"4.rstmgr_cnsty_chk_test.30630516138104242393843321703161323090504692015559291140755125781497111129764","seed":30630516138104242393843321703161323090504692015559291140755125781497111129764,"line":175,"log_path":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/4.rstmgr_cnsty_chk_test/latest/run.log","log_context":["UVM_INFO @ 1784245557 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -11 total errors 0 / 16\n","UVM_INFO @ 1802005557 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -10 total errors 0 / 16\n","UVM_INFO @ 1819765557 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -9 total errors 0 / 16\n","UVM_INFO @ 1837525557 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -8 total errors 0 / 16\n"]},{"name":"rstmgr_cnsty_chk_test","qual_name":"7.rstmgr_cnsty_chk_test.76771925215240383512539730116745177478010376320821148310697642046674043669504","seed":76771925215240383512539730116745177478010376320821148310697642046674043669504,"line":175,"log_path":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/7.rstmgr_cnsty_chk_test/latest/run.log","log_context":["UVM_INFO @ 1880430087 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -11 total errors 0 / 16\n","UVM_INFO @ 1899150087 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -10 total errors 0 / 16\n","UVM_INFO @ 1917870087 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -9 total errors 0 / 16\n","UVM_INFO @ 1936590087 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -8 total errors 0 / 16\n"]}]}},"passed":8,"total":10,"percent":80.0}