{"block":{"name":"rstmgr_cnsty_chk","variant":null,"commit":"98a020b74d02c316fc2cc682bb212214b5c27e0e","commit_short":"98a020b","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/98a020b74d02c316fc2cc682bb212214b5c27e0e","revision_info":"GitHub Revision: [`98a020b`](https://github.com/lowrisc/opentitan/tree/98a020b74d02c316fc2cc682bb212214b5c27e0e)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-07-04T02:41:51Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/top_earlgrey/ip_autogen/rstmgr/dv/data/rstmgr_cnsty_chk_testplan.html","stages":{"unmapped":{"testpoints":{"Unmapped":{"tests":{"rstmgr_cnsty_chk_test":{"max_time":4.06,"sim_time":10619.553611,"passed":7,"total":10,"percent":70.0}},"passed":7,"total":10,"percent":70.0}},"passed":7,"total":10,"percent":70.0}},"coverage":{"code":{"block":null,"line_statement":98.41,"branch":98.31,"condition_expression":86.21,"toggle":100.0,"fsm":92.31},"assertion":100.0,"functional":null},"cov_report_page":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/cov_report/dashboard.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (tb.sv:272) [reset_class] Check failed ((delta_cycles < -12) || (delta_cycles > -1) || (error_count == *))":[{"name":"rstmgr_cnsty_chk_test","qual_name":"0.rstmgr_cnsty_chk_test.21080768821377819785282268644809336517319364737036531224017413621581483828656","seed":21080768821377819785282268644809336517319364737036531224017413621581483828656,"line":175,"log_path":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/0.rstmgr_cnsty_chk_test/latest/run.log","log_context":["UVM_INFO @ 1880427896 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -11 total errors 0 / 16\n","UVM_INFO @ 1899147896 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -10 total errors 0 / 16\n","UVM_INFO @ 1917867896 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -9 total errors 0 / 16\n","UVM_INFO @ 1936587896 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -8 total errors 0 / 16\n"]},{"name":"rstmgr_cnsty_chk_test","qual_name":"1.rstmgr_cnsty_chk_test.114532768199053965119748689654273930993359477016161771176140233567741320588782","seed":114532768199053965119748689654273930993359477016161771176140233567741320588782,"line":175,"log_path":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/1.rstmgr_cnsty_chk_test/latest/run.log","log_context":["UVM_INFO @ 1928523130 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -11 total errors 0 / 16\n","UVM_INFO @ 1947723130 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -10 total errors 0 / 16\n","UVM_INFO @ 1966923130 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -9 total errors 0 / 16\n","UVM_INFO @ 1986123130 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -8 total errors 0 / 16\n"]},{"name":"rstmgr_cnsty_chk_test","qual_name":"6.rstmgr_cnsty_chk_test.105003262092703296623312381913712546349538954036500077975245859237860168921696","seed":105003262092703296623312381913712546349538954036500077975245859237860168921696,"line":175,"log_path":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/6.rstmgr_cnsty_chk_test/latest/run.log","log_context":["UVM_INFO @ 1752192047 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -11 total errors 0 / 16\n","UVM_INFO @ 1769632047 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -10 total errors 0 / 16\n","UVM_INFO @ 1787072047 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -9 total errors 0 / 16\n","UVM_INFO @ 1804512047 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -8 total errors 0 / 16\n"]}]}},"passed":7,"total":10,"percent":70.0}