{"block":{"name":"sram_ctrl","variant":"main","commit":"58f8fdd5396817b775d2c69af9a6322ac7a84e5a","commit_short":"58f8fdd","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/58f8fdd5396817b775d2c69af9a6322ac7a84e5a","revision_info":"GitHub Revision: [`58f8fdd`](https://github.com/lowrisc/opentitan/tree/58f8fdd5396817b775d2c69af9a6322ac7a84e5a)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-07-11T02:34:57Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/sram_ctrl_main/data/sram_ctrl_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"sram_ctrl_smoke":{"max_time":7.0,"sim_time":1416.374773,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"csr_hw_reset":{"tests":{"sram_ctrl_csr_hw_reset":{"max_time":1.0,"sim_time":13.622435,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"sram_ctrl_csr_rw":{"max_time":2.0,"sim_time":13.576341000000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_bit_bash":{"tests":{"sram_ctrl_csr_bit_bash":{"max_time":3.0,"sim_time":62.291764,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"sram_ctrl_csr_aliasing":{"max_time":2.0,"sim_time":30.220063,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"sram_ctrl_csr_mem_rw_with_rand_reset":{"max_time":5.0,"sim_time":5800.755408,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"sram_ctrl_csr_rw":{"max_time":2.0,"sim_time":13.576341000000001,"passed":5,"total":5,"percent":100.0},"sram_ctrl_csr_aliasing":{"max_time":2.0,"sim_time":30.220063,"passed":1,"total":1,"percent":100.0}},"passed":6,"total":6,"percent":100.0},"mem_walk":{"tests":{"sram_ctrl_mem_walk":{"max_time":308.0,"sim_time":257399.935665,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"mem_partial_access":{"tests":{"sram_ctrl_mem_partial_access":{"max_time":122.99999999999999,"sim_time":6050.042007,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0}},"passed":37,"total":37,"percent":100.0},"V2":{"testpoints":{"multiple_keys":{"tests":{"sram_ctrl_multiple_keys":{"max_time":54.0,"sim_time":68211.823985,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"stress_pipeline":{"tests":{"sram_ctrl_stress_pipeline":{"max_time":218.0,"sim_time":5133.132943,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"bijection":{"tests":{"sram_ctrl_bijection":{"max_time":200.0,"sim_time":79503.822763,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"access_during_key_req":{"tests":{"sram_ctrl_access_during_key_req":{"max_time":101.0,"sim_time":100190.174656,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"lc_escalation":{"tests":{"sram_ctrl_lc_escalation":{"max_time":59.0,"sim_time":19700.211505,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"executable":{"tests":{"sram_ctrl_executable":{"max_time":58.0,"sim_time":83568.75982199999,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"partial_access":{"tests":{"sram_ctrl_partial_access":{"max_time":9.0,"sim_time":14023.668617000001,"passed":8,"total":8,"percent":100.0},"sram_ctrl_partial_access_b2b":{"max_time":328.0,"sim_time":21720.645297,"passed":8,"total":8,"percent":100.0}},"passed":16,"total":16,"percent":100.0},"max_throughput":{"tests":{"sram_ctrl_max_throughput":{"max_time":7.0,"sim_time":732.884767,"passed":0,"total":8,"percent":0.0},"sram_ctrl_throughput_w_partial_write":{"max_time":7.0,"sim_time":2641.134,"passed":0,"total":8,"percent":0.0},"sram_ctrl_throughput_w_readback":{"max_time":7.0,"sim_time":2669.293948,"passed":0,"total":8,"percent":0.0}},"passed":0,"total":24,"percent":0.0},"regwen":{"tests":{"sram_ctrl_regwen":{"max_time":21.0,"sim_time":4829.500828,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"ram_cfg":{"tests":{"sram_ctrl_ram_cfg":{"max_time":4.0,"sim_time":350.030592,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"stress_all":{"tests":{"sram_ctrl_stress_all":{"max_time":433.0,"sim_time":415119.831908,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"alert_test":{"tests":{"sram_ctrl_alert_test":{"max_time":2.0,"sim_time":27.324754000000002,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"sram_ctrl_tl_errors":{"max_time":7.0,"sim_time":678.630019,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_illegal_access":{"tests":{"sram_ctrl_tl_errors":{"max_time":7.0,"sim_time":678.630019,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"tl_d_outstanding_access":{"tests":{"sram_ctrl_csr_hw_reset":{"max_time":1.0,"sim_time":13.622435,"passed":1,"total":1,"percent":100.0},"sram_ctrl_csr_rw":{"max_time":2.0,"sim_time":13.576341000000001,"passed":5,"total":5,"percent":100.0},"sram_ctrl_csr_aliasing":{"max_time":2.0,"sim_time":30.220063,"passed":1,"total":1,"percent":100.0},"sram_ctrl_same_csr_outstanding":{"max_time":2.0,"sim_time":40.381589,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0},"tl_d_partial_access":{"tests":{"sram_ctrl_csr_hw_reset":{"max_time":1.0,"sim_time":13.622435,"passed":1,"total":1,"percent":100.0},"sram_ctrl_csr_rw":{"max_time":2.0,"sim_time":13.576341000000001,"passed":5,"total":5,"percent":100.0},"sram_ctrl_csr_aliasing":{"max_time":2.0,"sim_time":30.220063,"passed":1,"total":1,"percent":100.0},"sram_ctrl_same_csr_outstanding":{"max_time":2.0,"sim_time":40.381589,"passed":5,"total":5,"percent":100.0}},"passed":12,"total":12,"percent":100.0}},"passed":135,"total":159,"percent":84.90566037735849},"V2S":{"testpoints":{"passthru_mem_tl_intg_err":{"tests":{"sram_ctrl_passthru_mem_tl_intg_err":{"max_time":28.0,"sim_time":7433.409988,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"tl_intg_err":{"tests":{"sram_ctrl_sec_cm":{"max_time":4.0,"sim_time":1252.8091299999999,"passed":5,"total":5,"percent":100.0},"sram_ctrl_tl_intg_err":{"max_time":4.0,"sim_time":1167.267398,"passed":25,"total":25,"percent":100.0}},"passed":30,"total":30,"percent":100.0},"prim_count_check":{"tests":{"sram_ctrl_sec_cm":{"max_time":4.0,"sim_time":1252.8091299999999,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"sram_ctrl_tl_intg_err":{"max_time":4.0,"sim_time":1167.267398,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"sec_cm_ctrl_config_regwen":{"tests":{"sram_ctrl_regwen":{"max_time":21.0,"sim_time":4829.500828,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_readback_config_regwen":{"tests":{"sram_ctrl_regwen":{"max_time":21.0,"sim_time":4829.500828,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_exec_config_regwen":{"tests":{"sram_ctrl_csr_rw":{"max_time":2.0,"sim_time":13.576341000000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_exec_config_mubi":{"tests":{"sram_ctrl_executable":{"max_time":58.0,"sim_time":83568.75982199999,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_exec_intersig_mubi":{"tests":{"sram_ctrl_executable":{"max_time":58.0,"sim_time":83568.75982199999,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_lc_hw_debug_en_intersig_mubi":{"tests":{"sram_ctrl_executable":{"max_time":58.0,"sim_time":83568.75982199999,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_lc_escalate_en_intersig_mubi":{"tests":{"sram_ctrl_lc_escalation":{"max_time":59.0,"sim_time":19700.211505,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_prim_ram_ctrl_mubi":{"tests":{"sram_ctrl_mubi_enc_err":{"max_time":7.0,"sim_time":1341.282087,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_mem_integrity":{"tests":{"sram_ctrl_passthru_mem_tl_intg_err":{"max_time":28.0,"sim_time":7433.409988,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_mem_readback":{"tests":{"sram_ctrl_readback_err":{"max_time":8.0,"sim_time":8344.784335,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_mem_scramble":{"tests":{"sram_ctrl_smoke":{"max_time":7.0,"sim_time":1416.374773,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_addr_scramble":{"tests":{"sram_ctrl_smoke":{"max_time":7.0,"sim_time":1416.374773,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_instr_bus_lc_gated":{"tests":{"sram_ctrl_executable":{"max_time":58.0,"sim_time":83568.75982199999,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_ram_tl_lc_gate_fsm_sparse":{"tests":{"sram_ctrl_sec_cm":{"max_time":4.0,"sim_time":1252.8091299999999,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_key_global_esc":{"tests":{"sram_ctrl_lc_escalation":{"max_time":59.0,"sim_time":19700.211505,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_key_local_esc":{"tests":{"sram_ctrl_sec_cm":{"max_time":4.0,"sim_time":1252.8091299999999,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_init_ctr_redun":{"tests":{"sram_ctrl_sec_cm":{"max_time":4.0,"sim_time":1252.8091299999999,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_scramble_key_sideload":{"tests":{"sram_ctrl_smoke":{"max_time":7.0,"sim_time":1416.374773,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"sec_cm_tlul_fifo_ctr_redun":{"tests":{"sram_ctrl_sec_cm":{"max_time":4.0,"sim_time":1252.8091299999999,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0}},"passed":88,"total":88,"percent":100.0},"V3":{"testpoints":{"stress_all_with_rand_reset":{"tests":{"sram_ctrl_stress_all_with_rand_reset":{"max_time":72.0,"sim_time":25734.224925000002,"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0}},"passed":8,"total":8,"percent":100.0}},"coverage":{"code":{"block":96.3,"line_statement":97.05,"branch":94.5,"condition_expression":null,"toggle":92.22,"fsm":100.0},"assertion":97.96,"functional":96.8},"cov_report_page":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (sram_ctrl_throughput_vseq.sv:66) [sram_ctrl_throughput_vseq] Check failed num_cycles == num_ops + * + num_partial_write * * (* [*] vs * [*])":[{"name":"sram_ctrl_max_throughput","qual_name":"0.sram_ctrl_max_throughput.9886433628417918014347772898996528428497481152310710840833277667660267381579","seed":9886433628417918014347772898996528428497481152310710840833277667660267381579,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/0.sram_ctrl_max_throughput/latest/run.log","log_context":["UVM_INFO @ 732884767 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_partial_write","qual_name":"0.sram_ctrl_throughput_w_partial_write.101824826137652520551630916380428999831631923002165229459769312187986892983500","seed":101824826137652520551630916380428999831631923002165229459769312187986892983500,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/0.sram_ctrl_throughput_w_partial_write/latest/run.log","log_context":["UVM_INFO @ 662020343 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_max_throughput","qual_name":"1.sram_ctrl_max_throughput.72883103273758053270253313226912258965247601906741879702341479179511959690517","seed":72883103273758053270253313226912258965247601906741879702341479179511959690517,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/1.sram_ctrl_max_throughput/latest/run.log","log_context":["UVM_INFO @ 3298970709 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_partial_write","qual_name":"1.sram_ctrl_throughput_w_partial_write.75934986848235382318368243765793132152133598239082771330016852302913780538502","seed":75934986848235382318368243765793132152133598239082771330016852302913780538502,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/1.sram_ctrl_throughput_w_partial_write/latest/run.log","log_context":["UVM_INFO @ 2641134000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_max_throughput","qual_name":"2.sram_ctrl_max_throughput.90575237921254324630475080109558244109440214317599381305881861389809708074778","seed":90575237921254324630475080109558244109440214317599381305881861389809708074778,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/2.sram_ctrl_max_throughput/latest/run.log","log_context":["UVM_INFO @ 675679041 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_partial_write","qual_name":"2.sram_ctrl_throughput_w_partial_write.73562678569333091926233873412452248144926257084523125242487590652428852181165","seed":73562678569333091926233873412452248144926257084523125242487590652428852181165,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/2.sram_ctrl_throughput_w_partial_write/latest/run.log","log_context":["UVM_INFO @ 2881130066 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_max_throughput","qual_name":"3.sram_ctrl_max_throughput.4440973081420465496092281302972880829441951997794603853521422563446046280179","seed":4440973081420465496092281302972880829441951997794603853521422563446046280179,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/3.sram_ctrl_max_throughput/latest/run.log","log_context":["UVM_INFO @ 1319959036 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_partial_write","qual_name":"3.sram_ctrl_throughput_w_partial_write.53234958296400367235289973636467895651936487236163261447016654136999141092706","seed":53234958296400367235289973636467895651936487236163261447016654136999141092706,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/3.sram_ctrl_throughput_w_partial_write/latest/run.log","log_context":["UVM_INFO @ 7344721722 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_max_throughput","qual_name":"4.sram_ctrl_max_throughput.55075567748693063544900036416223712190377927951356466866722055589065636795092","seed":55075567748693063544900036416223712190377927951356466866722055589065636795092,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/4.sram_ctrl_max_throughput/latest/run.log","log_context":["UVM_INFO @ 687316750 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_partial_write","qual_name":"4.sram_ctrl_throughput_w_partial_write.70746809569195048264688221503675306753539624828406284862731551374431042416131","seed":70746809569195048264688221503675306753539624828406284862731551374431042416131,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/4.sram_ctrl_throughput_w_partial_write/latest/run.log","log_context":["UVM_INFO @ 664555075 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_max_throughput","qual_name":"5.sram_ctrl_max_throughput.17592549344200720663824456684902976242611107252345661167089188057971891010804","seed":17592549344200720663824456684902976242611107252345661167089188057971891010804,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/5.sram_ctrl_max_throughput/latest/run.log","log_context":["UVM_INFO @ 660742862 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_partial_write","qual_name":"5.sram_ctrl_throughput_w_partial_write.45173272267401295605276311416645206228018597385196661349592059584251813835778","seed":45173272267401295605276311416645206228018597385196661349592059584251813835778,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/5.sram_ctrl_throughput_w_partial_write/latest/run.log","log_context":["UVM_INFO @ 2639826435 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_max_throughput","qual_name":"6.sram_ctrl_max_throughput.28084530245555286448121388026444764108941982604315239605510636761701809669480","seed":28084530245555286448121388026444764108941982604315239605510636761701809669480,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/6.sram_ctrl_max_throughput/latest/run.log","log_context":["UVM_INFO @ 2639524289 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_partial_write","qual_name":"6.sram_ctrl_throughput_w_partial_write.95292481387845470684070498616855660448526383536679009850323172743375199359204","seed":95292481387845470684070498616855660448526383536679009850323172743375199359204,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/6.sram_ctrl_throughput_w_partial_write/latest/run.log","log_context":["UVM_INFO @ 2751827153 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_max_throughput","qual_name":"7.sram_ctrl_max_throughput.12902237325649723610779044767846286493872532355478180529489028633855656122831","seed":12902237325649723610779044767846286493872532355478180529489028633855656122831,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/7.sram_ctrl_max_throughput/latest/run.log","log_context":["UVM_INFO @ 2627058981 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_partial_write","qual_name":"7.sram_ctrl_throughput_w_partial_write.58266274043591710052141470057866403975471578946592526446227597303565173396111","seed":58266274043591710052141470057866403975471578946592526446227597303565173396111,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/7.sram_ctrl_throughput_w_partial_write/latest/run.log","log_context":["UVM_INFO @ 704120796 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (sram_ctrl_throughput_vseq.sv:64) [sram_ctrl_throughput_vseq] Check failed num_cycles == num_writes * * + num_reads * * - last_was_write (* [*] vs * [*])":[{"name":"sram_ctrl_throughput_w_readback","qual_name":"0.sram_ctrl_throughput_w_readback.42170926877084346471350335641323139543963065744106853681333145291603229483981","seed":42170926877084346471350335641323139543963065744106853681333145291603229483981,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/0.sram_ctrl_throughput_w_readback/latest/run.log","log_context":["UVM_INFO @ 2669293948 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_readback","qual_name":"1.sram_ctrl_throughput_w_readback.99955341625776522412488256506387617262232802489591564936743903953159598646689","seed":99955341625776522412488256506387617262232802489591564936743903953159598646689,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/1.sram_ctrl_throughput_w_readback/latest/run.log","log_context":["UVM_INFO @ 1332808094 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_readback","qual_name":"2.sram_ctrl_throughput_w_readback.5873079685305369220386206478841778122337129762218379969299785594007377383882","seed":5873079685305369220386206478841778122337129762218379969299785594007377383882,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/2.sram_ctrl_throughput_w_readback/latest/run.log","log_context":["UVM_INFO @ 683077366 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_readback","qual_name":"3.sram_ctrl_throughput_w_readback.67515464516693943200099204992046720905151374198203122725896524122493901482135","seed":67515464516693943200099204992046720905151374198203122725896524122493901482135,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/3.sram_ctrl_throughput_w_readback/latest/run.log","log_context":["UVM_INFO @ 2768089618 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_readback","qual_name":"4.sram_ctrl_throughput_w_readback.109409343100119007845350511412437339691864048232244467516592172528166322624324","seed":109409343100119007845350511412437339691864048232244467516592172528166322624324,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/4.sram_ctrl_throughput_w_readback/latest/run.log","log_context":["UVM_INFO @ 691829326 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_readback","qual_name":"5.sram_ctrl_throughput_w_readback.50937570611688370874633499854357004188439547136272710102531491986888284260611","seed":50937570611688370874633499854357004188439547136272710102531491986888284260611,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/5.sram_ctrl_throughput_w_readback/latest/run.log","log_context":["UVM_INFO @ 2652772072 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_readback","qual_name":"6.sram_ctrl_throughput_w_readback.72274071280259201882642341704518457253577942313218418519504613375085794233869","seed":72274071280259201882642341704518457253577942313218418519504613375085794233869,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/6.sram_ctrl_throughput_w_readback/latest/run.log","log_context":["UVM_INFO @ 699408908 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_throughput_w_readback","qual_name":"7.sram_ctrl_throughput_w_readback.14712408328129135706605108259147505558918929420115358612570509895541979174684","seed":14712408328129135706605108259147505558918929420115358612570509895541979174684,"line":86,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_main-sim-xcelium/7.sram_ctrl_throughput_w_readback/latest/run.log","log_context":["UVM_INFO @ 2764811604 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":224,"total":248,"percent":90.3225806451613}