{"block":{"name":"rstmgr_cnsty_chk","variant":null,"commit":"fca045df919a26c47e71616b9dac917b1ea4fd07","commit_short":"fca045d","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/fca045df919a26c47e71616b9dac917b1ea4fd07","revision_info":"GitHub Revision: [`fca045d`](https://github.com/lowrisc/opentitan/tree/fca045df919a26c47e71616b9dac917b1ea4fd07)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-09-12T09:15:14Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/top_earlgrey/ip_autogen/rstmgr/dv/data/rstmgr_cnsty_chk_testplan.html","stages":{"unmapped":{"testpoints":{"Unmapped":{"tests":{"rstmgr_cnsty_chk_test":{"max_time":4.68,"sim_time":11070.311802999999,"passed":8,"total":10,"percent":80.0}},"passed":8,"total":10,"percent":80.0}},"passed":8,"total":10,"percent":80.0}},"coverage":{"code":{"block":null,"line_statement":98.46,"branch":98.39,"condition_expression":88.89,"toggle":100.0,"fsm":92.31},"assertion":100.0,"functional":null},"cov_report_page":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/cov_report/dashboard.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (tb.sv:272) [reset_class] Check failed ((delta_cycles < -12) || (delta_cycles > -1) || (error_count == *))":[{"name":"rstmgr_cnsty_chk_test","qual_name":"3.rstmgr_cnsty_chk_test.97007080319986213452074191359987079510561058447751219330285338678759299485435","seed":97007080319986213452074191359987079510561058447751219330285338678759299485435,"line":175,"log_path":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/3.rstmgr_cnsty_chk_test/latest/run.log","log_context":["UVM_INFO @ 1816311739 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -11 total errors 0 / 16\n","UVM_INFO @ 1834391739 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -10 total errors 0 / 16\n","UVM_INFO @ 1852471739 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -9 total errors 0 / 16\n","UVM_INFO @ 1870551739 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -8 total errors 0 / 16\n"]},{"name":"rstmgr_cnsty_chk_test","qual_name":"5.rstmgr_cnsty_chk_test.5317698823789415575171434792896368380291547742982889480052177401429687057259","seed":5317698823789415575171434792896368380291547742982889480052177401429687057259,"line":175,"log_path":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/5.rstmgr_cnsty_chk_test/latest/run.log","log_context":["UVM_INFO @ 1800282552 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -11 total errors 0 / 16\n","UVM_INFO @ 1818202552 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -10 total errors 0 / 16\n","UVM_INFO @ 1836122552 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -9 total errors 0 / 16\n","UVM_INFO @ 1854042552 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -8 total errors 0 / 16\n"]}]}},"passed":8,"total":10,"percent":80.0}