{"block":{"name":"rstmgr_cnsty_chk","variant":null,"commit":"e92b79860e037483a3481cf7b6abda28d3bf4d21","commit_short":"e92b798","branch":"reseed_opt","url":"https://github.com/martin-velay/opentitan/tree/e92b79860e037483a3481cf7b6abda28d3bf4d21","revision_info":"GitHub Revision: [`e92b798`](https://github.com/lowrisc/opentitan/tree/e92b79860e037483a3481cf7b6abda28d3bf4d21)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-05-21T15:00:32Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/top_earlgrey/ip_autogen/rstmgr/dv/data/rstmgr_cnsty_chk_testplan.html","stages":{"unmapped":{"testpoints":{"Unmapped":{"tests":{"rstmgr_cnsty_chk_test":{"max_time":4.26,"sim_time":11337.656237,"passed":8,"total":10,"percent":80.0}},"passed":8,"total":10,"percent":80.0}},"passed":8,"total":10,"percent":80.0}},"coverage":{"code":{"block":null,"line_statement":98.41,"branch":98.31,"condition_expression":86.21,"toggle":100.0,"fsm":92.31},"assertion":100.0,"functional":null},"cov_report_page":"/nightly/current_run/scratch/reseed_opt/rstmgr_cnsty_chk-sim-vcs/cov_report/dashboard.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (tb.sv:272) [reset_class] Check failed ((delta_cycles < -12) || (delta_cycles > -1) || (error_count == *))":[{"name":"rstmgr_cnsty_chk_test","qual_name":"0.rstmgr_cnsty_chk_test.56297115935590439645974242552912435014193050087654054240239453599118205796849","seed":56297115935590439645974242552912435014193050087654054240239453599118205796849,"line":175,"log_path":"/nightly/current_run/scratch/reseed_opt/rstmgr_cnsty_chk-sim-vcs/0.rstmgr_cnsty_chk_test/latest/run.log","log_context":["UVM_INFO @ 1896455970 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -11 total errors 0 / 16\n","UVM_INFO @ 1915335970 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -10 total errors 0 / 16\n","UVM_INFO @ 1934215970 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -9 total errors 0 / 16\n","UVM_INFO @ 1953095970 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -8 total errors 0 / 16\n"]},{"name":"rstmgr_cnsty_chk_test","qual_name":"2.rstmgr_cnsty_chk_test.89286059292373962469973879059374967462569396490026685203122849693237571495850","seed":89286059292373962469973879059374967462569396490026685203122849693237571495850,"line":175,"log_path":"/nightly/current_run/scratch/reseed_opt/rstmgr_cnsty_chk-sim-vcs/2.rstmgr_cnsty_chk_test/latest/run.log","log_context":["UVM_INFO @ 1864397150 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -11 total errors 0 / 16\n","UVM_INFO @ 1882957150 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -10 total errors 0 / 16\n","UVM_INFO @ 1901517150 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -9 total errors 0 / 16\n","UVM_INFO @ 1920077150 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -8 total errors 0 / 16\n"]}]}},"passed":8,"total":10,"percent":80.0}