Simulation Results: lc_ctrl/volatile_unlock_enabled

 
25/03/2026 16:05:50 DVSim: v1.16.0 sha: 03992b6 json Branch: master Tool: vcs [unknown]
Coverage statistics
  • Total
  • 91.32 %
  • code
  • 85.04 %
  • assert
  • 96.28 %
  • func
  • 92.63 %
  • line
  • 97.50 %
  • branch
  • 95.17 %
  • cond
  • 79.07 %
  • toggle
  • 89.84 %
  • FSM
  • 63.64 %
Validation stages
V1
100.00%
V2
100.00%
V2S
100.00%
V3
100.00%
Testpoint Test Max Runtime Sim Time Pass Total %
smoke 1 1 100.00
lc_ctrl_smoke 2.500s 0.000us 1 1 100.00
csr_hw_reset 1 1 100.00
lc_ctrl_csr_hw_reset 0.810s 0.000us 1 1 100.00
csr_rw 1 1 100.00
lc_ctrl_csr_rw 0.900s 0.000us 1 1 100.00
csr_bit_bash 1 1 100.00
lc_ctrl_csr_bit_bash 0.990s 0.000us 1 1 100.00
csr_aliasing 1 1 100.00
lc_ctrl_csr_aliasing 1.130s 0.000us 1 1 100.00
csr_mem_rw_with_rand_reset 1 1 100.00
lc_ctrl_csr_mem_rw_with_rand_reset 1.060s 0.000us 1 1 100.00
regwen_csr_and_corresponding_lockable_csr 2 2 100.00
lc_ctrl_csr_rw 0.900s 0.000us 1 1 100.00
lc_ctrl_csr_aliasing 1.130s 0.000us 1 1 100.00
Testpoint Test Max Runtime Sim Time Pass Total %
state_post_trans 1 1 100.00
lc_ctrl_state_post_trans 3.250s 0.000us 1 1 100.00
regwen_during_op 1 1 100.00
lc_ctrl_regwen_during_op 6.890s 0.000us 1 1 100.00
rand_wr_claim_transition_if 1 1 100.00
lc_ctrl_claim_transition_if 0.890s 0.000us 1 1 100.00
lc_prog_failure 1 1 100.00
lc_ctrl_prog_failure 2.540s 0.000us 1 1 100.00
lc_state_failure 1 1 100.00
lc_ctrl_state_failure 9.470s 0.000us 1 1 100.00
lc_errors 1 1 100.00
lc_ctrl_errors 6.030s 0.000us 1 1 100.00
security_escalation 7 7 100.00
lc_ctrl_state_failure 9.470s 0.000us 1 1 100.00
lc_ctrl_prog_failure 2.540s 0.000us 1 1 100.00
lc_ctrl_errors 6.030s 0.000us 1 1 100.00
lc_ctrl_security_escalation 4.140s 0.000us 1 1 100.00
lc_ctrl_jtag_state_failure 30.520s 0.000us 1 1 100.00
lc_ctrl_jtag_prog_failure 4.610s 0.000us 1 1 100.00
lc_ctrl_jtag_errors 17.960s 0.000us 1 1 100.00
jtag_access 13 13 100.00
lc_ctrl_jtag_smoke 2.970s 0.000us 1 1 100.00
lc_ctrl_jtag_state_post_trans 13.300s 0.000us 1 1 100.00
lc_ctrl_jtag_prog_failure 4.610s 0.000us 1 1 100.00
lc_ctrl_jtag_errors 17.960s 0.000us 1 1 100.00
lc_ctrl_jtag_access 4.430s 0.000us 1 1 100.00
lc_ctrl_jtag_regwen_during_op 13.050s 0.000us 1 1 100.00
lc_ctrl_jtag_csr_hw_reset 1.420s 0.000us 1 1 100.00
lc_ctrl_jtag_csr_rw 1.470s 0.000us 1 1 100.00
lc_ctrl_jtag_csr_bit_bash 19.780s 0.000us 1 1 100.00
lc_ctrl_jtag_csr_aliasing 4.360s 0.000us 1 1 100.00
lc_ctrl_jtag_same_csr_outstanding 1.540s 0.000us 1 1 100.00
lc_ctrl_jtag_csr_mem_rw_with_rand_reset 1.800s 0.000us 1 1 100.00
lc_ctrl_jtag_alert_test 0.900s 0.000us 1 1 100.00
jtag_priority 1 1 100.00
lc_ctrl_jtag_priority 13.160s 0.000us 1 1 100.00
lc_ctrl_volatile_unlock 1 1 100.00
lc_ctrl_volatile_unlock_smoke 0.960s 0.000us 1 1 100.00
stress_all 1 1 100.00
lc_ctrl_stress_all 25.000s 0.000us 1 1 100.00
alert_test 1 1 100.00
lc_ctrl_alert_test 1.160s 0.000us 1 1 100.00
tl_d_oob_addr_access 1 1 100.00
lc_ctrl_tl_errors 1.570s 0.000us 1 1 100.00
tl_d_illegal_access 1 1 100.00
lc_ctrl_tl_errors 1.570s 0.000us 1 1 100.00
tl_d_outstanding_access 4 4 100.00
lc_ctrl_csr_hw_reset 0.810s 0.000us 1 1 100.00
lc_ctrl_csr_rw 0.900s 0.000us 1 1 100.00
lc_ctrl_csr_aliasing 1.130s 0.000us 1 1 100.00
lc_ctrl_same_csr_outstanding 1.710s 0.000us 1 1 100.00
tl_d_partial_access 4 4 100.00
lc_ctrl_csr_hw_reset 0.810s 0.000us 1 1 100.00
lc_ctrl_csr_rw 0.900s 0.000us 1 1 100.00
lc_ctrl_csr_aliasing 1.130s 0.000us 1 1 100.00
lc_ctrl_same_csr_outstanding 1.710s 0.000us 1 1 100.00
Testpoint Test Max Runtime Sim Time Pass Total %
tl_intg_err 2 2 100.00
lc_ctrl_sec_cm 6.060s 0.000us 1 1 100.00
lc_ctrl_tl_intg_err 1.880s 0.000us 1 1 100.00
sec_cm_bus_integrity 1 1 100.00
lc_ctrl_tl_intg_err 1.880s 0.000us 1 1 100.00
sec_cm_transition_config_regwen 1 1 100.00
lc_ctrl_regwen_during_op 6.890s 0.000us 1 1 100.00
sec_cm_manuf_state_sparse 2 2 100.00
lc_ctrl_state_failure 9.470s 0.000us 1 1 100.00
lc_ctrl_sec_cm 6.060s 0.000us 1 1 100.00
sec_cm_transition_ctr_sparse 2 2 100.00
lc_ctrl_state_failure 9.470s 0.000us 1 1 100.00
lc_ctrl_sec_cm 6.060s 0.000us 1 1 100.00
sec_cm_manuf_state_bkgn_chk 2 2 100.00
lc_ctrl_state_failure 9.470s 0.000us 1 1 100.00
lc_ctrl_sec_cm 6.060s 0.000us 1 1 100.00
sec_cm_transition_ctr_bkgn_chk 2 2 100.00
lc_ctrl_state_failure 9.470s 0.000us 1 1 100.00
lc_ctrl_sec_cm 6.060s 0.000us 1 1 100.00
sec_cm_state_config_sparse 2 2 100.00
lc_ctrl_state_failure 9.470s 0.000us 1 1 100.00
lc_ctrl_sec_cm 6.060s 0.000us 1 1 100.00
sec_cm_main_fsm_sparse 2 2 100.00
lc_ctrl_state_failure 9.470s 0.000us 1 1 100.00
lc_ctrl_sec_cm 6.060s 0.000us 1 1 100.00
sec_cm_kmac_fsm_sparse 2 2 100.00
lc_ctrl_state_failure 9.470s 0.000us 1 1 100.00
lc_ctrl_sec_cm 6.060s 0.000us 1 1 100.00
sec_cm_main_fsm_local_esc 2 2 100.00
lc_ctrl_state_failure 9.470s 0.000us 1 1 100.00
lc_ctrl_sec_cm 6.060s 0.000us 1 1 100.00
sec_cm_main_fsm_global_esc 1 1 100.00
lc_ctrl_security_escalation 4.140s 0.000us 1 1 100.00
sec_cm_main_ctrl_flow_consistency 2 2 100.00
lc_ctrl_state_post_trans 3.250s 0.000us 1 1 100.00
lc_ctrl_jtag_state_post_trans 13.300s 0.000us 1 1 100.00
sec_cm_intersig_mubi 1 1 100.00
lc_ctrl_sec_mubi 9.510s 0.000us 1 1 100.00
sec_cm_token_valid_ctrl_mubi 1 1 100.00
lc_ctrl_sec_mubi 9.510s 0.000us 1 1 100.00
sec_cm_token_digest 1 1 100.00
lc_ctrl_sec_token_digest 4.090s 0.000us 1 1 100.00
sec_cm_token_mux_ctrl_redun 1 1 100.00
lc_ctrl_sec_token_mux 5.620s 0.000us 1 1 100.00
sec_cm_token_valid_mux_redun 1 1 100.00
lc_ctrl_sec_token_mux 5.620s 0.000us 1 1 100.00
Testpoint Test Max Runtime Sim Time Pass Total %
stress_all_with_rand_reset 1 1 100.00
lc_ctrl_stress_all_with_rand_reset 58.930s 0.000us 1 1 100.00