Simulation Results: kmac/masked

 
23/03/2026 17:39:54 DVSim: v1.16.0 sha: 31add12 json Branch: master Tool: vcs [unknown]
Coverage statistics
  • Total
  • 94.78 %
  • code
  • 90.81 %
  • assert
  • 97.98 %
  • func
  • 95.56 %
  • line
  • 99.04 %
  • branch
  • 96.89 %
  • cond
  • 93.73 %
  • toggle
  • 99.62 %
  • FSM
  • 64.79 %
Validation stages
V1
100.00%
V2
100.00%
V2S
100.00%
V3
100.00%
Testpoint Test Max Runtime Sim Time Pass Total %
smoke 1 1 100.00
kmac_smoke 11.400s 0.000us 1 1 100.00
csr_hw_reset 1 1 100.00
kmac_csr_hw_reset 0.920s 0.000us 1 1 100.00
csr_rw 1 1 100.00
kmac_csr_rw 0.840s 0.000us 1 1 100.00
csr_bit_bash 1 1 100.00
kmac_csr_bit_bash 13.880s 0.000us 1 1 100.00
csr_aliasing 1 1 100.00
kmac_csr_aliasing 3.640s 0.000us 1 1 100.00
csr_mem_rw_with_rand_reset 1 1 100.00
kmac_csr_mem_rw_with_rand_reset 1.350s 0.000us 1 1 100.00
regwen_csr_and_corresponding_lockable_csr 2 2 100.00
kmac_csr_rw 0.840s 0.000us 1 1 100.00
kmac_csr_aliasing 3.640s 0.000us 1 1 100.00
mem_walk 1 1 100.00
kmac_mem_walk 0.720s 0.000us 1 1 100.00
mem_partial_access 1 1 100.00
kmac_mem_partial_access 1.020s 0.000us 1 1 100.00
Testpoint Test Max Runtime Sim Time Pass Total %
long_msg_and_output 1 1 100.00
kmac_long_msg_and_output 2977.960s 0.000us 1 1 100.00
burst_write 1 1 100.00
kmac_burst_write 468.050s 0.000us 1 1 100.00
test_vectors 8 8 100.00
kmac_test_vectors_sha3_224 27.410s 0.000us 1 1 100.00
kmac_test_vectors_sha3_256 1914.800s 0.000us 1 1 100.00
kmac_test_vectors_sha3_384 1096.940s 0.000us 1 1 100.00
kmac_test_vectors_sha3_512 15.640s 0.000us 1 1 100.00
kmac_test_vectors_shake_128 1609.890s 0.000us 1 1 100.00
kmac_test_vectors_shake_256 98.560s 0.000us 1 1 100.00
kmac_test_vectors_kmac 3.590s 0.000us 1 1 100.00
kmac_test_vectors_kmac_xof 2.010s 0.000us 1 1 100.00
sideload 1 1 100.00
kmac_sideload 292.170s 0.000us 1 1 100.00
app 1 1 100.00
kmac_app 125.450s 0.000us 1 1 100.00
app_with_partial_data 1 1 100.00
kmac_app_with_partial_data 180.550s 0.000us 1 1 100.00
entropy_refresh 1 1 100.00
kmac_entropy_refresh 234.330s 0.000us 1 1 100.00
error 1 1 100.00
kmac_error 240.370s 0.000us 1 1 100.00
key_error 1 1 100.00
kmac_key_error 6.090s 0.000us 1 1 100.00
sideload_invalid 1 1 100.00
kmac_sideload_invalid 4.860s 0.000us 1 1 100.00
edn_timeout_error 1 1 100.00
kmac_edn_timeout_error 13.620s 0.000us 1 1 100.00
entropy_mode_error 1 1 100.00
kmac_entropy_mode_error 1.130s 0.000us 1 1 100.00
entropy_ready_error 1 1 100.00
kmac_entropy_ready_error 43.790s 0.000us 1 1 100.00
lc_escalation 1 1 100.00
kmac_lc_escalation 14.880s 0.000us 1 1 100.00
stress_all 1 1 100.00
kmac_stress_all 1271.260s 0.000us 1 1 100.00
intr_test 1 1 100.00
kmac_intr_test 0.760s 0.000us 1 1 100.00
alert_test 1 1 100.00
kmac_alert_test 1.030s 0.000us 1 1 100.00
tl_d_oob_addr_access 1 1 100.00
kmac_tl_errors 2.460s 0.000us 1 1 100.00
tl_d_illegal_access 1 1 100.00
kmac_tl_errors 2.460s 0.000us 1 1 100.00
tl_d_outstanding_access 4 4 100.00
kmac_csr_hw_reset 0.920s 0.000us 1 1 100.00
kmac_csr_rw 0.840s 0.000us 1 1 100.00
kmac_csr_aliasing 3.640s 0.000us 1 1 100.00
kmac_same_csr_outstanding 2.130s 0.000us 1 1 100.00
tl_d_partial_access 4 4 100.00
kmac_csr_hw_reset 0.920s 0.000us 1 1 100.00
kmac_csr_rw 0.840s 0.000us 1 1 100.00
kmac_csr_aliasing 3.640s 0.000us 1 1 100.00
kmac_same_csr_outstanding 2.130s 0.000us 1 1 100.00
Testpoint Test Max Runtime Sim Time Pass Total %
shadow_reg_update_error 1 1 100.00
kmac_shadow_reg_errors 1.240s 0.000us 1 1 100.00
shadow_reg_read_clear_staged_value 1 1 100.00
kmac_shadow_reg_errors 1.240s 0.000us 1 1 100.00
shadow_reg_storage_error 1 1 100.00
kmac_shadow_reg_errors 1.240s 0.000us 1 1 100.00
shadowed_reset_glitch 1 1 100.00
kmac_shadow_reg_errors 1.240s 0.000us 1 1 100.00
shadow_reg_update_error_with_csr_rw 1 1 100.00
kmac_shadow_reg_errors_with_csr_rw 2.130s 0.000us 1 1 100.00
tl_intg_err 2 2 100.00
kmac_tl_intg_err 2.060s 0.000us 1 1 100.00
kmac_sec_cm 42.070s 0.000us 1 1 100.00
sec_cm_bus_integrity 1 1 100.00
kmac_tl_intg_err 2.060s 0.000us 1 1 100.00
sec_cm_lc_escalate_en_intersig_mubi 1 1 100.00
kmac_lc_escalation 14.880s 0.000us 1 1 100.00
sec_cm_sw_key_key_masking 1 1 100.00
kmac_smoke 11.400s 0.000us 1 1 100.00
sec_cm_key_sideload 1 1 100.00
kmac_sideload 292.170s 0.000us 1 1 100.00
sec_cm_cfg_shadowed_config_shadow 1 1 100.00
kmac_shadow_reg_errors 1.240s 0.000us 1 1 100.00
sec_cm_fsm_sparse 1 1 100.00
kmac_sec_cm 42.070s 0.000us 1 1 100.00
sec_cm_ctr_redun 1 1 100.00
kmac_sec_cm 42.070s 0.000us 1 1 100.00
sec_cm_packer_ctr_redun 1 1 100.00
kmac_sec_cm 42.070s 0.000us 1 1 100.00
sec_cm_cfg_shadowed_config_regwen 1 1 100.00
kmac_smoke 11.400s 0.000us 1 1 100.00
sec_cm_fsm_global_esc 1 1 100.00
kmac_lc_escalation 14.880s 0.000us 1 1 100.00
sec_cm_fsm_local_esc 1 1 100.00
kmac_sec_cm 42.070s 0.000us 1 1 100.00
sec_cm_absorbed_ctrl_mubi 1 1 100.00
kmac_mubi 171.630s 0.000us 1 1 100.00
sec_cm_sw_cmd_ctrl_sparse 1 1 100.00
kmac_smoke 11.400s 0.000us 1 1 100.00
Testpoint Test Max Runtime Sim Time Pass Total %
stress_all_with_rand_reset 1 1 100.00
kmac_stress_all_with_rand_reset 198.960s 0.000us 1 1 100.00