Simulation Results: pattgen

 
10/06/2026 15:30:31 DVSim: v1.49.9 sha: 26f59d7 json Branch: master Tool: xcelium [unknown]
Coverage statistics
  • Total
  • 95.59 %
  • code
  • 98.87 %
  • assert
  • 98.48 %
  • func
  • 89.42 %
  • block
  • 100.00 %
  • line
  • 100.00 %
  • branch
  • 100.00 %
  • toggle
  • 96.61 %
Validation stages
V1
100.00%
V2
81.82%
V2S
100.00%
V3
0.00%
unmapped
100.00%
Testpoint Test Max Runtime Sim Time Pass Total %
smoke 1 1 100.00
pattgen_smoke 1.000s 24.383us 1 1 100.00
csr_hw_reset 1 1 100.00
pattgen_csr_hw_reset 1.000s 225.557us 1 1 100.00
csr_rw 1 1 100.00
pattgen_csr_rw 1.000s 13.094us 1 1 100.00
csr_bit_bash 1 1 100.00
pattgen_csr_bit_bash 2.000s 128.165us 1 1 100.00
csr_aliasing 1 1 100.00
pattgen_csr_aliasing 1.000s 57.779us 1 1 100.00
csr_mem_rw_with_rand_reset 1 1 100.00
pattgen_csr_mem_rw_with_rand_reset 2.000s 28.802us 1 1 100.00
regwen_csr_and_corresponding_lockable_csr 2 2 100.00
pattgen_csr_rw 1.000s 13.094us 1 1 100.00
pattgen_csr_aliasing 1.000s 57.779us 1 1 100.00
Testpoint Test Max Runtime Sim Time Pass Total %
perf 0 1 0.00
pattgen_perf 3602.067s 0.000us 0 1 0.00
cnt_rollover 1 1 100.00
cnt_rollover 15.000s 5830.611us 1 1 100.00
error 1 1 100.00
pattgen_error 2.000s 103.391us 1 1 100.00
stress_all 0 1 0.00
pattgen_stress_all 3.000s 497.857us 0 1 0.00
alert_test 1 1 100.00
pattgen_alert_test 1.000s 23.765us 1 1 100.00
intr_test 1 1 100.00
pattgen_intr_test 1.000s 17.482us 1 1 100.00
tl_d_oob_addr_access 1 1 100.00
pattgen_tl_errors 2.000s 67.827us 1 1 100.00
tl_d_illegal_access 1 1 100.00
pattgen_tl_errors 2.000s 67.827us 1 1 100.00
tl_d_outstanding_access 4 4 100.00
pattgen_csr_hw_reset 1.000s 225.557us 1 1 100.00
pattgen_csr_rw 1.000s 13.094us 1 1 100.00
pattgen_csr_aliasing 1.000s 57.779us 1 1 100.00
pattgen_same_csr_outstanding 1.000s 21.416us 1 1 100.00
tl_d_partial_access 4 4 100.00
pattgen_csr_hw_reset 1.000s 225.557us 1 1 100.00
pattgen_csr_rw 1.000s 13.094us 1 1 100.00
pattgen_csr_aliasing 1.000s 57.779us 1 1 100.00
pattgen_same_csr_outstanding 1.000s 21.416us 1 1 100.00
Testpoint Test Max Runtime Sim Time Pass Total %
tl_intg_err 2 2 100.00
pattgen_tl_intg_err 1.000s 79.427us 1 1 100.00
pattgen_sec_cm 1.000s 103.602us 1 1 100.00
sec_cm_bus_integrity 1 1 100.00
pattgen_tl_intg_err 1.000s 79.427us 1 1 100.00
Testpoint Test Max Runtime Sim Time Pass Total %
stress_all_with_rand_reset 0 1 0.00
pattgen_stress_all_with_rand_reset 75.000s 7368.035us 0 1 0.00
Testpoint Test Max Runtime Sim Time Pass Total %
Unmapped 1 1 100.00
pattgen_inactive_level 2.000s 46.939us 1 1 100.00

Error Messages

   Test seed line log context
Job timed out after * minutes 1 test run
pattgen_perf 16983719627043683406160352885866751540932023470873619151947433141961368847926 None
UVM_ERROR (cip_base_vseq.sv:1287) [pattgen_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses. 1 test run
pattgen_stress_all_with_rand_reset 26448071732310641423243719797183521989374425213495440085818756756175588941547 125
UVM_ERROR @ 487064059 ps: (cip_base_vseq.sv:1200) [uvm_test_top.env.virtual_sequencer.pattgen_common_vseq] Check failed (cfg.can_reset_with_csr_accesses || !has_outstanding_access()) Trying to trigger a reset with outstanding CSR items.
UVM_INFO @ 487064059 ps: (cip_base_vseq.sv:1203) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.pattgen_common_vseq]
Issuing reset for run 1/10
UVM_INFO @ 487206915 ps: (cip_base_vseq.sv:1224) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.pattgen_common_vseq]
UVM_ERROR (pattgen_scoreboard.sv:76) [scoreboard] exp_item_q[i] item uncompared: 1 test run
pattgen_stress_all 4046844551350588172916316789116261636162445691225395852638065380916204036252 154
------------------------------------
Name Type Size Value
------------------------------------
exp_item pattgen_item - @11166