| V1 |
|
100.00% |
| V2 |
|
90.53% |
| V2S |
|
100.00% |
| V3 |
|
50.00% |
| Testpoint | Test | Max Runtime | Sim Time | Pass | Total | % |
|---|---|---|---|---|---|---|
| smoke | 10 | 10 | 100.00 | |||
| alert_handler_smoke | 45.390s | 1522.365us | 10 | 10 | 100.00 | |
| csr_hw_reset | 1 | 1 | 100.00 | |||
| alert_handler_csr_hw_reset | 6.280s | 137.069us | 1 | 1 | 100.00 | |
| csr_rw | 5 | 5 | 100.00 | |||
| alert_handler_csr_rw | 9.560s | 219.396us | 5 | 5 | 100.00 | |
| csr_bit_bash | 1 | 1 | 100.00 | |||
| alert_handler_csr_bit_bash | 267.740s | 32286.347us | 1 | 1 | 100.00 | |
| csr_aliasing | 1 | 1 | 100.00 | |||
| alert_handler_csr_aliasing | 133.750s | 4917.749us | 1 | 1 | 100.00 | |
| csr_mem_rw_with_rand_reset | 5 | 5 | 100.00 | |||
| alert_handler_csr_mem_rw_with_rand_reset | 10.860s | 144.936us | 5 | 5 | 100.00 | |
| regwen_csr_and_corresponding_lockable_csr | 6 | 6 | 100.00 | |||
| alert_handler_csr_rw | 9.560s | 219.396us | 5 | 5 | 100.00 | |
| alert_handler_csr_aliasing | 133.750s | 4917.749us | 1 | 1 | 100.00 | |
| Testpoint | Test | Max Runtime | Sim Time | Pass | Total | % |
|---|---|---|---|---|---|---|
| esc_accum | 25 | 25 | 100.00 | |||
| alert_handler_esc_alert_accum | 316.840s | 6184.512us | 25 | 25 | 100.00 | |
| esc_timeout | 50 | 50 | 100.00 | |||
| alert_handler_esc_intr_timeout | 75.380s | 4675.554us | 50 | 50 | 100.00 | |
| entropy | 25 | 25 | 100.00 | |||
| alert_handler_entropy | 3027.060s | 65515.711us | 25 | 25 | 100.00 | |
| sig_int_fail | 50 | 50 | 100.00 | |||
| alert_handler_sig_int_fail | 74.390s | 4968.250us | 50 | 50 | 100.00 | |
| clk_skew | 10 | 10 | 100.00 | |||
| alert_handler_smoke | 45.390s | 1522.365us | 10 | 10 | 100.00 | |
| random_alerts | 10 | 10 | 100.00 | |||
| alert_handler_random_alerts | 61.570s | 4834.267us | 10 | 10 | 100.00 | |
| random_classes | 50 | 50 | 100.00 | |||
| alert_handler_random_classes | 83.430s | 5242.817us | 50 | 50 | 100.00 | |
| ping_timeout | 23 | 50 | 46.00 | |||
| alert_handler_ping_timeout | 443.730s | 12715.935us | 23 | 50 | 46.00 | |
| lpg | 100 | 100 | 100.00 | |||
| alert_handler_lpg | 2980.000s | 265629.808us | 50 | 50 | 100.00 | |
| alert_handler_lpg_stub_clk | 2934.710s | 250514.278us | 50 | 50 | 100.00 | |
| stress_all | 49 | 50 | 98.00 | |||
| alert_handler_stress_all | 4162.050s | 163624.224us | 49 | 50 | 98.00 | |
| alert_handler_entropy_stress_test | 0 | 20 | 0.00 | |||
| alert_handler_entropy_stress | 25.090s | 1357.830us | 0 | 20 | 0.00 | |
| alert_handler_alert_accum_saturation | 20 | 20 | 100.00 | |||
| alert_handler_alert_accum_saturation | 5.470s | 329.426us | 20 | 20 | 100.00 | |
| intr_test | 10 | 10 | 100.00 | |||
| alert_handler_intr_test | 2.150s | 27.177us | 10 | 10 | 100.00 | |
| tl_d_oob_addr_access | 25 | 25 | 100.00 | |||
| alert_handler_tl_errors | 24.410s | 1194.699us | 25 | 25 | 100.00 | |
| tl_d_illegal_access | 25 | 25 | 100.00 | |||
| alert_handler_tl_errors | 24.410s | 1194.699us | 25 | 25 | 100.00 | |
| tl_d_outstanding_access | 12 | 12 | 100.00 | |||
| alert_handler_csr_hw_reset | 6.280s | 137.069us | 1 | 1 | 100.00 | |
| alert_handler_csr_rw | 9.560s | 219.396us | 5 | 5 | 100.00 | |
| alert_handler_csr_aliasing | 133.750s | 4917.749us | 1 | 1 | 100.00 | |
| alert_handler_same_csr_outstanding | 50.320s | 2767.678us | 5 | 5 | 100.00 | |
| tl_d_partial_access | 12 | 12 | 100.00 | |||
| alert_handler_csr_hw_reset | 6.280s | 137.069us | 1 | 1 | 100.00 | |
| alert_handler_csr_rw | 9.560s | 219.396us | 5 | 5 | 100.00 | |
| alert_handler_csr_aliasing | 133.750s | 4917.749us | 1 | 1 | 100.00 | |
| alert_handler_same_csr_outstanding | 50.320s | 2767.678us | 5 | 5 | 100.00 | |
| Testpoint | Test | Max Runtime | Sim Time | Pass | Total | % |
|---|---|---|---|---|---|---|
| shadow_reg_update_error | 20 | 20 | 100.00 | |||
| alert_handler_shadow_reg_errors | 354.950s | 19126.134us | 20 | 20 | 100.00 | |
| shadow_reg_read_clear_staged_value | 20 | 20 | 100.00 | |||
| alert_handler_shadow_reg_errors | 354.950s | 19126.134us | 20 | 20 | 100.00 | |
| shadow_reg_storage_error | 20 | 20 | 100.00 | |||
| alert_handler_shadow_reg_errors | 354.950s | 19126.134us | 20 | 20 | 100.00 | |
| shadowed_reset_glitch | 20 | 20 | 100.00 | |||
| alert_handler_shadow_reg_errors | 354.950s | 19126.134us | 20 | 20 | 100.00 | |
| shadow_reg_update_error_with_csr_rw | 20 | 20 | 100.00 | |||
| alert_handler_shadow_reg_errors_with_csr_rw | 1035.350s | 16971.530us | 20 | 20 | 100.00 | |
| tl_intg_err | 30 | 30 | 100.00 | |||
| alert_handler_sec_cm | 29.060s | 569.266us | 5 | 5 | 100.00 | |
| alert_handler_tl_intg_err | 93.520s | 2722.047us | 25 | 25 | 100.00 | |
| sec_cm_bus_integrity | 25 | 25 | 100.00 | |||
| alert_handler_tl_intg_err | 93.520s | 2722.047us | 25 | 25 | 100.00 | |
| sec_cm_config_shadow | 20 | 20 | 100.00 | |||
| alert_handler_shadow_reg_errors | 354.950s | 19126.134us | 20 | 20 | 100.00 | |
| sec_cm_ping_timer_config_regwen | 10 | 10 | 100.00 | |||
| alert_handler_smoke | 45.390s | 1522.365us | 10 | 10 | 100.00 | |
| sec_cm_alert_config_regwen | 10 | 10 | 100.00 | |||
| alert_handler_smoke | 45.390s | 1522.365us | 10 | 10 | 100.00 | |
| sec_cm_alert_loc_config_regwen | 10 | 10 | 100.00 | |||
| alert_handler_smoke | 45.390s | 1522.365us | 10 | 10 | 100.00 | |
| sec_cm_class_config_regwen | 10 | 10 | 100.00 | |||
| alert_handler_smoke | 45.390s | 1522.365us | 10 | 10 | 100.00 | |
| sec_cm_alert_intersig_diff | 50 | 50 | 100.00 | |||
| alert_handler_sig_int_fail | 74.390s | 4968.250us | 50 | 50 | 100.00 | |
| sec_cm_lpg_intersig_mubi | 50 | 50 | 100.00 | |||
| alert_handler_lpg | 2980.000s | 265629.808us | 50 | 50 | 100.00 | |
| sec_cm_esc_intersig_diff | 50 | 50 | 100.00 | |||
| alert_handler_sig_int_fail | 74.390s | 4968.250us | 50 | 50 | 100.00 | |
| sec_cm_alert_rx_intersig_bkgn_chk | 25 | 25 | 100.00 | |||
| alert_handler_entropy | 3027.060s | 65515.711us | 25 | 25 | 100.00 | |
| sec_cm_esc_tx_intersig_bkgn_chk | 25 | 25 | 100.00 | |||
| alert_handler_entropy | 3027.060s | 65515.711us | 25 | 25 | 100.00 | |
| sec_cm_esc_timer_fsm_sparse | 5 | 5 | 100.00 | |||
| alert_handler_sec_cm | 29.060s | 569.266us | 5 | 5 | 100.00 | |
| sec_cm_ping_timer_fsm_sparse | 5 | 5 | 100.00 | |||
| alert_handler_sec_cm | 29.060s | 569.266us | 5 | 5 | 100.00 | |
| sec_cm_esc_timer_fsm_local_esc | 5 | 5 | 100.00 | |||
| alert_handler_sec_cm | 29.060s | 569.266us | 5 | 5 | 100.00 | |
| sec_cm_ping_timer_fsm_local_esc | 5 | 5 | 100.00 | |||
| alert_handler_sec_cm | 29.060s | 569.266us | 5 | 5 | 100.00 | |
| sec_cm_esc_timer_fsm_global_esc | 5 | 5 | 100.00 | |||
| alert_handler_sec_cm | 29.060s | 569.266us | 5 | 5 | 100.00 | |
| sec_cm_accu_ctr_redun | 5 | 5 | 100.00 | |||
| alert_handler_sec_cm | 29.060s | 569.266us | 5 | 5 | 100.00 | |
| sec_cm_esc_timer_ctr_redun | 5 | 5 | 100.00 | |||
| alert_handler_sec_cm | 29.060s | 569.266us | 5 | 5 | 100.00 | |
| sec_cm_ping_timer_ctr_redun | 5 | 5 | 100.00 | |||
| alert_handler_sec_cm | 29.060s | 569.266us | 5 | 5 | 100.00 | |
| sec_cm_ping_timer_lfsr_redun | 5 | 5 | 100.00 | |||
| alert_handler_sec_cm | 29.060s | 569.266us | 5 | 5 | 100.00 | |
| Testpoint | Test | Max Runtime | Sim Time | Pass | Total | % |
|---|---|---|---|---|---|---|
| stress_all_with_rand_reset | 5 | 10 | 50.00 | |||
| alert_handler_stress_all_with_rand_reset | 372.860s | 4932.784us | 5 | 10 | 50.00 | |
| Test | seed | line | log context | |
|---|---|---|---|---|
| UVM_ERROR sequencer [alert_sender_ping_rsp_seq] Response queue overflow, response was dropped | 20 test runs | |||
| alert_handler_entropy_stress | 82943915387905853133188905035760925988854382905731978097981306691554425246962 | 204 |
UVM_INFO @ 313362213 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 109866662551945063256358409092793811733151303152183425556069704193775799629105 | 206 |
UVM_INFO @ 285302127 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 34341200902450667997384480899989001736567087839436043533004366678613044382714 | 204 |
UVM_INFO @ 98655889 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 33463880586250193428923918066940215040056698330534329591639744755287014123589 | 162 |
UVM_INFO @ 182204401 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 23369446333705383715375576497232619871638325004242179313385310381055196404847 | 194 |
UVM_INFO @ 452232955 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 20455117740117520291613209800883461064563483261284279901443454537651524549092 | 202 |
UVM_INFO @ 650202911 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 81911801540464606108956721269400202559110718451314031026386209506744938887901 | 178 |
UVM_INFO @ 2351605741 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 30671646567973235891974137695037448281919509141383138210923933202939091866807 | 186 |
UVM_INFO @ 102110459 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 87701910062240101973111268148240608996390526690846267880420791371829092961642 | 172 |
UVM_INFO @ 97757914 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 62347484004215683238702006674897412712063920296573853771149888815524231679058 | 150 |
UVM_INFO @ 425819258 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 58086041243977781012071750331657526233725823892248138469438798104907637289187 | 196 |
UVM_INFO @ 1026840645 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 101868965750604680736523246927628662232091082312045485275292826043430501781515 | 190 |
UVM_INFO @ 832297924 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 103054089166810326247396605416652995479940314605184598047443680527786419989179 | 170 |
UVM_INFO @ 910124189 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 110109999910246162563579925040305754792179436999368152139717915409737897605127 | 204 |
UVM_INFO @ 164253799 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 110471400034102285797173425327298378044900221402417216350404007922908697988826 | 174 |
UVM_INFO @ 424650728 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 14895866915727534093648102976643406480964825691229165049538137761975593703324 | 204 |
UVM_INFO @ 62754256 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 50317656710878414666385283689443970897671226595567773116609854340860320244807 | 172 |
UVM_INFO @ 599250756 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 29404703989583016500100964857724781075328220280373943733431579041695594398689 | 198 |
UVM_INFO @ 1357829989 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 76893705699758101442698030874607949869620106437202380399814396991986453628498 | 204 |
UVM_INFO @ 231041529 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_entropy_stress | 10126040714703226190982867390743477160542680263067677529993976117771180632535 | 184 |
UVM_INFO @ 1109618872 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| UVM_ERROR (alert_handler_scoreboard.sv:486) [scoreboard] Check failed intr_state_val == item.d_data (* [*] vs * [*]) reg name: intr_state | 18 test runs | |||
| alert_handler_ping_timeout | 105705879469197979361329664330911566175798245773454092003989642575611514157252 | 117 |
UVM_INFO @ 5764635012 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 63718558024345573718581083715899552271741368670792600314165901754941507760612 | 90 |
UVM_INFO @ 8016674563 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 29280709106921125289353654667107313707416521892616253385588396484824158820807 | 93 |
UVM_INFO @ 1798826080 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 100775966291856792657375360730336619543169451820904233965819576245596297149548 | 113 |
UVM_INFO @ 5346413242 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 45768689408203019883969088688884820459368698064589755459131984193232037555437 | 93 |
UVM_INFO @ 3225899381 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 62376769746303958576506497617903251259444241821137703603945526470842557270171 | 93 |
UVM_INFO @ 3050267944 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 86468686576117137537624627291307211143267455144502680588103915950522954958395 | 94 |
UVM_INFO @ 9678216226 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 14814795334990726254208533404961541152018986761254442930143609841717580100437 | 87 |
UVM_INFO @ 1229730441 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 46419830917140684338603921416189805356694868523786537010245035744118129371369 | 90 |
UVM_INFO @ 9472957844 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 104244362921492841568607372014325106420142623044172222325159737770409212736866 | 99 |
UVM_INFO @ 3800489602 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 14544779858307950256188402000319132741417426808395894718199452401356571806337 | 111 |
UVM_INFO @ 8420694490 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 74962742361290757467051721332128116877537185912857628309884447650366424328980 | 100 |
UVM_INFO @ 4808400957 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 37180347718401706532717665956273715997005823788595901295459847613933067766164 | 84 |
UVM_INFO @ 1328295076 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 38581515332305846416821745237109985914976560839652681849325387033742116296776 | 84 |
UVM_INFO @ 4073401747 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 44378361910891440471179563921785143313379630463166375287413309039135449778023 | 90 |
UVM_INFO @ 3842689863 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 51682168635620694132982295011511352608258449415647844567798194603312507432717 | 93 |
UVM_INFO @ 6170626259 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 115372145461188679206453461656390238488096460414006863569707706504883979068284 | 84 |
UVM_INFO @ 2816043522 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 12792551753088241079284560407378831956449957033387109286611779460487719028075 | 87 |
UVM_INFO @ 6944016827 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| UVM_ERROR (alert_handler_scoreboard.sv:608) scoreboard [scoreboard] Register/crashdump mismatch. loc_alert_cause[*] is * in the crashdump and * in the register model. | 9 test runs | |||
| alert_handler_ping_timeout | 43913782922708579156693154178770605806631801206856980103745603080115157295176 | 80 |
UVM_INFO @ 2844477033 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 86725587719098590582555294999847146254201834769940421782673000108204064879149 | 81 |
UVM_INFO @ 1539041632 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 51498982219570330684204741384996374355056258197238104869942410501127866714362 | 80 |
UVM_INFO @ 1337664619 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 108490687187955598228398397314917244265689094386278410470257371350313681307553 | 80 |
UVM_INFO @ 641889521 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 25108880314617429596470858091940202843953901675262185314918853467604263765607 | 83 |
UVM_INFO @ 7335148558 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 62922071759561232168338276407314125471335924013438106478034299910225463516375 | 80 |
UVM_INFO @ 2556462523 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 111616555657538907126849301960334018367472477405872986117599104839085417891016 | 80 |
UVM_INFO @ 1169279353 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 69345775870360915840073141165236990899672278387330335596915513397029563652921 | 80 |
UVM_INFO @ 458827090 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_ping_timeout | 108854628419741450107319403907341710689662259098762585612561566753815336341672 | 80 |
UVM_INFO @ 204613623 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| UVM_ERROR (cip_base_vseq.sv:1286) [alert_handler_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses. | 4 test runs | |||
| alert_handler_stress_all_with_rand_reset | 27749750014445108842842543407121839524676109038651643367628278164034008352139 | 126 |
UVM_INFO @ 7948004366 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_stress_all_with_rand_reset | 29165391530053458151777541119938604928957589097188544275814564603585703896709 | 109 |
UVM_INFO @ 1447548857 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_stress_all_with_rand_reset | 98227952461118781021251742779762511423222612480129977427328727327479609059038 | 129 |
UVM_INFO @ 2271575926 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_stress_all_with_rand_reset | 28501691865717222362977325004076933584789490719665827902274844133186619008597 | 106 |
UVM_INFO @ 1275370260 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| UVM_ERROR (alert_handler_scoreboard.sv:258) scoreboard [scoreboard] Unexpected interrupt value in cfg.intr_vif.pins[*]: saw *, but expected *. (is_int_err = *, local_alert_type = LocalEscIntFail) | 2 test runs | |||
| alert_handler_stress_all_with_rand_reset | 3068379341963898585546441815467707703153934633116536667318420503982139547232 | 112 |
UVM_INFO @ 303404634 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|
| alert_handler_stress_all | 60047617616653394129329750999319305603583906236575975678447800314692333632463 | 238 |
UVM_INFO @ 119051635520 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
--- UVM Report catcher Summary ---
|
|